Tews Technologies TPMC816 User Manual

Two independent channels extended can bus pmc module

Advertisement

Quick Links

The Embedded I/O Compan y
TPMC816
Two Independent Channels
Extended CAN Bus PMC Module
Version 2.1
User Manual
Issue 2.1.0
October 2011
TEWS TECHNOLOGIES GmbH
Am Bahnhof 7
25469 Halstenbek, Germany
Phone: +49 (0) 4101 4058 0
Fax: +49 (0) 4101 4058 19
e-mail:
info@tews.com
www.tews.com

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the TPMC816 and is the answer not in the manual?

Questions and answers

Summary of Contents for Tews Technologies TPMC816

  • Page 1 TPMC816 Two Independent Channels Extended CAN Bus PMC Module Version 2.1 User Manual Issue 2.1.0 October 2011 TEWS TECHNOLOGIES GmbH Am Bahnhof 7 25469 Halstenbek, Germany Phone: +49 (0) 4101 4058 0 Fax: +49 (0) 4101 4058 19 e-mail: info@tews.com...
  • Page 2 TEWS TECHNOLOGIES GmbH is not liable for any damage arising out of the application or use of the device described herein. Style Conventions Hexadecimal characters are specified with prefix 0x, i.e.
  • Page 3 Updated Block Diagram for P14 I/O, Added I/O Connection Note New address TEWS LLC September 2006 New notation of User Manual Issue 2.0.0 September 2009 New hardware version with new CAN controller October 2011 2.1.0 TPMC816 V.2.1 User Manual Issue 2.1.0 Page 3 of 22...
  • Page 4: Table Of Contents

    6.1 CAN bus Termination ........................19 6.2 Physical Interface..........................19 6.3 Typical operating circuit ......................20 6.4 I/O Connection Note........................20 PIN ASSIGNMENT ....................21 7.1 Front Panel I/O..........................21 7.2 Mezzanine Card Connector P14 ....................22 TPMC816 V.2.1 User Manual Issue 2.1.0 Page 4 of 22...
  • Page 5 List of Figures Figure 1-1 : Block Diagram..........................6 Figure 6-1 : Jumper Location TPMC816 ......................19 Figure 6-2 : Typical operating circuit .......................20 List of Tables Table 2-1 : Technical Specification ........................7 Table 3-1 : Memory Address Map CAN Controller Channel 0 CANCH0 ............9 Table 3-2 : Memory Address Map CAN Controller Channel 1 CANCH1 ............10...
  • Page 6: Product Description

    1 Product Description The TPMC816 is a standard single-width 32 bit PMC module with two complete CAN bus interfaces using two Innovasic Semiconductor IA82527 CAN controllers. The IA82527 is a form, fit and function replacement for the Intel 82527 CAN controller. Both channels are completely independent and support CAN specification 2.0 part A and B (Standard 11 bit identifier and extended 29 bit identifier).
  • Page 7: Technical Specification

    TPMC816-10: 64pol. Mezzanine P14 I/O TPMC816-11: 64pol. Mezzanine P14 I/O Operating Data Power Requirements 120mA typical @ +3.3V DC 220mA typical @ +5V DC (TPMC816-10) 120mA typical @ +5V DC (TPMC816-11) Temperature Range Operating: – 40°C to + 85°C Storage: –...
  • Page 8: Local Space Addressing

    Not used by the TPMC816 3.2 Local Memory Space The complete register sets of the two CAN controllers of the TPMC816 are accessible in the memory space of the PMC module. Address range: PCI Base Address 2 for Local Address Space 0 + (0x0000 to 0x01FF)
  • Page 9: Table 3-1 : Memory Address Map Can Controller Channel 0 Canch0

    0x0130-0x013E Message 3 0x013F Bit Timing Register 0 0x0140-0x014E Message 4 0x014F Bit Timing Register 1 0x0150-0x015E Message 5 0x015F Interrupt Register 0x0160-0x016E Message 6 0x016F Reserved 0x0170-0x017E Message 7 TPMC816 V.2.1 User Manual Issue 2.1.0 Page 9 of 22...
  • Page 10: Table 3-2 : Memory Address Map Can Controller Channel 1 Canch1

    0x01CF P2IN 0x01D0-0x01DE Message D 0x01DF P1OUT 0x01E0-0x01EE Message E 0x01EF P2OUT 0x01F0-0x01FE Message F 0x01FF Serial Reset Address Table 3-2 : Memory Address Map CAN Controller Channel 1 CANCH1 TPMC816 V.2.1 User Manual Issue 2.1.0 Page 10 of 22...
  • Page 11: Pci9030 Target Chip

    HS Nxt Cap. HS Cap. ID Y[23:16] 00 020006 0x4C VPD Address VPD Nxt Cap. VPD Cap. ID Y[31:16] 0000 00 03 0x50 VPD Data 00000000 Table 4-1 : PCI9030 Header TPMC816 V.2.1 User Manual Issue 2.1.0 Page 11 of 22...
  • Page 12: Pci Base Address Initialization

    PCI9030 LCR’s I/O Used 0x18 PCI9030 Local Space 0 Used 0x1C PCI9030 Local Space 1 Not used 0x30 Expansion ROM Not used Table 4-2 : PCI9030 PCI Base Address Usage TPMC816 V.2.1 User Manual Issue 2.1.0 Page 12 of 22...
  • Page 13: Local Configuration Register (Lcr)

    All pins are outputs 0x70 Hidden1 Power Management data select 0x00000000 Not used 0x74 Hidden 2 Power Management data scale 0x00000000 Not used Table 4-3 : PCI9030 Local Configuration Register TPMC816 V.2.1 User Manual Issue 2.1.0 Page 13 of 22...
  • Page 14: Configuration Eeprom

    0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xE0 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xF0 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF Table 4-4 : Configuration EEPROM TPMC816-10 TPMC816 V.2.1 User Manual Issue 2.1.0 Page 14 of 22...
  • Page 15: Local Software Reset

    0xFFFF 0xFFFF 0xFFFF Table 4-5 : Configuration EEPROM TPMC816-11 4.4 Local Software Reset The PCI9030 Local Reset Output LRESETo# is used to reset the on board local logic. The PCI9030 local reset is active during PCI reset or if the PCI Adapter Software Reset bit is set in the PCI9030 local configuration register CNTRL (offset 0x50).
  • Page 16: Configuration Hints

    To enable or disable the interrupts use only the CAN controller Control Register bit 1 (PCI Base Address 2 + 0x0000 or PCI Base Address 2 + 0x0100). For more details please refer to the Innovasic IA82527 data sheet which is part of the TPMC816-ED Engineering Documentation. 5.2 Software Reset (Controller and LRESET#) A host on the PCI bus can set the software reset bit in the Miscellaneous Control Register (CNTRL;...
  • Page 17: Big / Little Endian

    D[15..8] Byte 1 D[7..0] 8 Bit upper lane 8 Bit Byte 0 D[31..24] Byte 0 D[7..0] 8 Bit lower lane Byte 0 D[7..0] Table 5-2 : Local Bus Little/Big Endian TPMC816 V.2.1 User Manual Issue 2.1.0 Page 17 of 22...
  • Page 18 Bit 24 of the according register sets the mode. A value of 1 indicates Big Endian and a value of 0 indicates Little Endian. For further information please refer to the PCI9030 manual which is also part of the TPMC816 Engineering Documentation.
  • Page 19: Installation

    Jumper J7 ( 1-3 ) Jumper J7 ( 3-5 ) Jumper J7 ( 2-4 ) Jumper J7 ( 4-6 ) Table 6-1 : Physical Interface Selection Figure 6-1 : Jumper Location TPMC816 TPMC816 V.2.1 User Manual Issue 2.1.0 Page 19 of 22...
  • Page 20: Typical Operating Circuit

    To connect the TPMC816 into an existing CAN network, link both signal lines (CAN High and CAN Low) and as well the signal ground line (GND). Use the on board CAN termination of the TPMC816 only to terminate both ends of the CAN bus. Figure 6-2 : Typical operating circuit...
  • Page 21: Pin Assignment

    Selectable: CAN high speed or mod. RS485 Ground channel 1 Ground channel 1 High level CAN voltage input/output Selectable: CAN high speed or mod. RS485 Table 7-2 : DB9 Male Connector Channel 1 TPMC816 V.2.1 User Manual Issue 2.1.0 Page 21 of 22...
  • Page 22: Mezzanine Card Connector P14

    16..32 Table 7-3 : Mezzanine Card Connector P14 Please note that on the TPMC816-1x, the P14 back I/O connector is always populated and is connected in parallel to the front I/O connectors. Do not use these modules on carrier boards where P14/J14 is reserved for other system signals but PMC I/O.

Table of Contents