Block Diagram - Hdmi Section (2/2) - Sony STR-DA5500ES Service Manual Digest

Multi channel av receiver
Hide thumbs Also See for STR-DA5500ES:
Table of Contents

Advertisement

STR-DA5500ES
Q Q
3 7 6 3 1 5 1 5 0
5-5.

BLOCK DIAGRAM - HDMI Section (2/2) -

DATA0+
7
DATA0–
9
DATA1+
4
DATA1–
6
DATA2+
1
DATA2–
3
CN3505
HDMI
CLOCK+
10
ASSI NABLE
CLOCK–
12
(INPUT ONLY)
IN 2
16
SDA (5V)
SCL (5V)
15
HOT PLU DET
19
+5V POWER
18
CEC
13
DATA0+
7
DATA0–
9
DATA1+
4
DATA1–
6
DATA2+
1
CN3506
DATA2–
3
HDMI
CLOCK+
10
ASSI NABLE
(INPUT ONLY)
CLOCK–
12
IN 1
SDA (5V)
16
SCL (5V)
15
HOT PLU DET
19
T E
L
1 3 9 4 2 2 9 6 5 1 3
+5V POWER
18
CEC
13
DATA0+
7
DATA0–
9
DATA1+
4
DATA1–
6
DATA2+
1
CN8308
DATA2–
3
HDMI IN 6
CLOCK+
10
CLOCK–
12
16
SDA (5V)
LEVEL SHIFT
IC8306
SCL (5V)
15
HOT PLU DET
19
+5V POWER
18
CEC
13
F-HDMI +3.3V
31
CEC
(Page 25)
SI NAL PATH
AUDIO (DI ITAL)
w w w
: VIDEO
STR-DA5500ES
130
R2X0+
PIO3/
MUTEOUT 107
R2X0–
129
132
R2X1+
131
R2X1–
134
R2X2+
133
R2X2–
128
R2XC+
127
R2XC–
DSDA2
40
39
DSCL2
38
HPD2
37 R2PWR5V
HDMI RECEIVER
IC3511 (2/2)
R3X0+
139
R3X0–
138
141
R3X1+
140
R3X1–
143
R3X2+
142
R3X2–
137
R3XC+
R3XC–
136
44
DSDA3
43
DSCL3
42
HPD3
41 R3PWR5V
HDMI BUFFER
IC8305
40
BP
XP
20
112
R0X0+
39
BN
XN
21
111
R0X0–
114
R0X1+
46
CP
YP
16
R0X1–
45
CN
YN
17
113
4
DP
ZP
13
116
R0X2+
3
DN
ZN
14
115
R0X2–
34
AP
WP
23
110
R0XC+
R0XC–
33
AN
WN
24
109
32
DSDA0
DSCL0
31
30
HPD0
29
R0PWR5V
+3.3V
22 21
RE ULATOR
IC8307
48 16
x
a o
y
.
i
http://www.xiaoyu163.com
D3502
BUFFER
7
HDMI_ERROR
IC3518
(Page 22)
D3512
Q[0] – Q[35]
11
D–VIDEO BUS2
(Page 25)
RX_DE
RX_HSYNC
RX_VSYNC
RX_ODCK[1]
Q
Q
3
7
6
D[2] – D[11],
D[14] – D[23],
D[26] – D[35]
12
D–VIDEO BUS3
(Page 27)
FLI_DE
FLI_HSYNC
FLI_VSYNC
FLI_ODCK
46
VIDEO SYSTEM CONTROLLER
IC3610 (2/3)
u 1 6 3
.
26
26
2
4
8
9
9
HDMI OUTPUT SELECTOR
IC3111
36
36
C8 de_a
A8 hsync_a
de_o
N1
B8 vsync_a
A9 clk_a
hsync_o
N2
vsync_o
N3
3
1
5
1
5
0
clk_o<0>
8
T7
9
2
clk_o<1>
T9
30
B12 de_b
A12 hsync_b
A11 vsync_b
C9 clk_b
D12
D13
D9
81
83
80
HDSEL_POWER
82
m
TX 5VPWR1
13
TX 5VPWR2
15
c o
2
8
9
9
S[0] – S[35]
13
D–VIDEO BUS4
(Page 25)
S_DE
S_HSYNC
S_VSYNC
S_ODCK[1]
4
9
8
2
9
9
S_ODCK[2]
HDSEL_POWER
53
TX_5VPWR1
TX_5VPWR2
(Page 35)

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents