Sony STR-DA5500ES Service Manual Digest page 157

Multi channel av receiver
Hide thumbs Also See for STR-DA5500ES:
Table of Contents

Advertisement

QQ
3 7 63 1515 0
Pin No.
Pin Name
2nd Faroudjia Power
76
2nd Faroudjia UCOM
77
78
2nd Faro Wake
79
80
HDSEL_RESET
81
REPEAT_PATH_SEL
82
HDSEL_POWER
83
HSYNC_TH
84, 85
86
SRAM CE
87
YAMAHA CE
88
89
90 to 92
SRAM OE, UB, LB/
93
YAMAHA RD_N
SRAM UB,WE/
94
YAMAHA WR_N
95
SRAM LB, WE
96
YAMAHA WAIT_N
97 to 103
104
105
SRAM IO0 to
106 to 113
SRAM IO7
TE
L 13942296513
SRAM IO8/YAMAHA D0
114 to 121
to SRAM IO15
/YAMAHA D7
122
YAMAHA PS0
SRAM A0/YAMAHA
123, 124
PS1, SRAM A1
/YAMAHA PS2
125 to 131
SRAM A2 to SRAM A8
132
133
134 to 141
SRAM A2 to SRAM A8
142 to 147
148
149
Faroudjia UCOM
150
UART TX
Faroudjia UCOM
151
UART RX
152, 153
2nd Faroudjia UCOM
154
UART TX
2nd Faroudjia UCOM
155
UART RX
156
157
158 to 161
162
MAIN UCOM SDA
www
MAIN UCOM
163
UART BUSY
164
MAIN UCOM SCL
.
165
166
DAC SDA
http://www.xiaoyu163.com
I/O
I
Power detection signal input terminal
DETECT
I
Busy signal input terminal
BUSY
O
Wake-up signal output terminal
NO USE
-
Not used
O
Reset signal output to the HDMI output selector
O
Digital video signal (for HDMI OUT) selection signal output to the HDMI output selector
O
Power supply on/off control signal output terminal for HDMI output selector
O
Video processor selection signal output to the HDMI output selector
NO USE
-
Not used
O
Chip select signal output to the S-RAM
O
Chip select signal output to the OSD controller
VSS
-
Ground terminal
VCC
-
Power supply terminal (+3.3V)
NO USE
-
Not used
Output enable signal, upper-byte control signal and lower-byte control signal output to the
O
S-RAM
Read enable signal output to the OSD controller
Write enable signal output to the OSD controller
O
Upper-byte control signal and write enable signal output to the S-RAM
O
Lower-byte control signal and write enable signal output to the S-RAM
I
Wait signal input from the OSD controller
NO USE
-
Not used
VSS
-
Ground terminal
VCC
-
Power supply terminal (+3.3V)
I/O
Two-way data bus with the S-RAM
I/O
Two-way data bus with the OSD controller and S-RAM
O
Address signal output to the OSD controller
O
Address signal output to the OSD controller and S-RAM
O
Address signal output to the S-RAM
VSS
-
Ground terminal
VCC
-
Power supply terminal (+3.3V)
O
Address signal output to the S-RAM
NO USE
-
Not used
VSS
-
Ground terminal
VCC
-
Power supply terminal (+3.3V)
O
Serial data output to the video processor
I
Serial data input from the video processor
NO USE
-
Not used
O
Serial data output terminal
I
Serial data input from the video processor
NO USE
-
Not used
STOP IN
I
AC cut detection signal input terminal
NO USE
-
Not used
I/O
Two-way I2C data bus with the system controller
O
Busy signal output to the system controller
x
ao
y
I/O
Two-way I2C clock bus with the system controller
i
NO USE
-
Not used
I/O
Two-way I2C data bus terminal
http://www.xiaoyu163.com
8
Not used
Not used
Not used
Q Q
3
6 7
1 3
Not used
"H": AC cut
u163
.
Not used
STR-DA5500ES
2 9
9 4
2 8
Description
"L": reset
1 5
0 5
8
2 9
9 4
Not used
m
"H": busy
co
9 9
"H": power on
2 8
9 9
157

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents