Sony STR-DA5500ES Service Manual Digest page 163

Multi channel av receiver
Hide thumbs Also See for STR-DA5500ES:
Table of Contents

Advertisement

QQ
3 7 63 1515 0
Pin No.
Pin Name
M11 to
M16, M22
M23 to
PCI_AD18, PCI_AD19,
M25
PCI_AD16
M26
PCI_C/BE2_N
N1
N2
N3
MM_WE_N
N4
MM_ADDR08
N5
N11 to N16
N22
N23
PCI_AD17
N24
PCI_TRDY_N
N25
PCI_IRDY_N
N26
PCI_FRAME_N
P1
MM_ADDR07
P2
P3
MM_ADDR01
P4
P5
P11 to P16
P22
P23
PCI_PERR_N
P24
PCI_STOP_N
TE
L 13942296513
P25
P26
PCI_DEVSEL
MM_ADDR06,
R1, R2
MM_ADDR00
R3
R4
R5
R11 to R16
R22
R23
PCI_C/BE1_N
R24
PCI_PAR
P25
PCI_SERR_N
R26
PCI_AD15
T1
MM_ADDR05
T2
MM_ADDR02,
T3, T4
MM_ADDR10
T5
T11 to T16
T22
PCI_AD10, PCI_AD12
T23 to T26
to PCI_AD14
U1
U2
MM_DQM3
MM_ADDR04,
www
U3, U4
MM_ADDR03
U5, U22
U23, U24
PCI_AD08, PCI_AD09
.
U25
U26
PCI_AD11
V1
MM_DQS3
http://www.xiaoyu163.com
I/O
VSS
-
Ground terminal
I/O
Two-way data bus with terminal
Read enable signal output to the fl ash ROM, parallel bus/I2C bus converter and parallel/se-
O
rial converter
VCCM
-
Power supply terminal (+2.6V)
AVREF
O
Reference voltage (+1.3V) output to the SD-RAM
O
Write enable signal output to the SD-RAM
O
Address signal output to the SD-RAM
VDD
-
Power supply terminal (+1.3V)
VSS
-
Ground terminal
VCCP
-
Power supply terminal (+3.3V)
I/O
Two-way data bus with terminal
I/O
Target ready signal input/output terminal
I/O
Initiator ready signal input/output terminal
I/O
Frame signal input/output terminal
O
Address signal output to the SD-RAM
VSS
-
Ground terminal
O
Address signal output to the SD-RAM
MM_BA1
O
Bank address signal output to the SD-RAM
VDD
-
Power supply terminal (+1.3V)
VSS
-
Ground terminal
VCCP
-
Power supply terminal (+3.3V)
I/O
Parity error signal input/output terminal
I/O
Stop signal input/output terminal
VSS
-
Ground terminal
I/O
Device selection signal input/output terminal
O
Address signal output to the SD-RAM
VCCM
-
Power supply terminal (+2.6V)
MM_BA0
O
Bank address signal output to the SD-RAM
VCCM
-
Power supply terminal (+2.6V)
VSS
-
Ground terminal
VDD
-
Power supply terminal (+1.3V)
Write enable signal output to the fl ash ROM, parallel bus/I2C bus converter and parallel/se-
O
rial converter
I/O
Parity signal input/output terminal
I/O
System error signal input/output terminal
I/O
Two-way data bus with terminal
O
Address signal output to the SD-RAM
VSS
-
Ground terminal
O
Address signal output to the SD-RAM
VCCM
-
Power supply terminal (+2.6V)
VSS
-
Ground terminal
VDD
-
Power supply terminal (+1.3V)
I/O
Two-way data bus with terminal
VCCM
-
Power supply terminal (+2.6V)
O
Data mask signal output to the SD-RAM (upper byte)
O
Address signal output to the SD-RAM
VSS
x
ao
-
Ground terminal
y
I/O
Two-way data bus with terminal
i
VSS
-
Ground terminal
I/O
Two-way data bus with terminal
O
Data strobe signal output to the SD-RAM (upper byte)
http://www.xiaoyu163.com
8
Not used
Not used
Not used
Not used
Q Q
3
6 7
1 3
Not used
Not used
Not used
u163
Not used
.
Not used
STR-DA5500ES
2 9
9 4
2 8
Description
Not used
Not used
Not used
1 5
0 5
8
2 9
9 4
Not used
Not used
m
co
9 9
2 8
9 9
163

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents