Aaeon OMNI-5215-SKU User Manual
  1. Manuals
  2. Brands
  3. Aaeon Manuals
  4. Touch Panel
  5. OMNI-5215-SKU
  6. User manual

Aaeon OMNI-5215-SKU User Manual

Omni-5000-sku series industrial touch panel pc with 6thgen. intel core processor; formerly code name: skylake
Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
OMNI-5215-SKU
Industrial Touch Panel PC
With 6
th
Gen. Intel® Core™ Processor
(Formerly code name: Skylake)
User's Manual 1
Ed
st
Last Updated: July 14, 2017

Advertisement

Table of Contents
loading

Related Manuals for Aaeon OMNI-5215-SKU

Summary of Contents for Aaeon OMNI-5215-SKU

  • Page 1 OMNI-5215-SKU Industrial Touch Panel PC With 6 Gen. Intel® Core™ Processor (Formerly code name: Skylake) User’s Manual 1 Last Updated: July 14, 2017...
  • Page 2 AAEON assumes no liabilities resulting from errors or omissions in this document, or from the use of the information contained herein. AAEON reserves the right to make changes in the product design without notice to its users.
  • Page 3 Acknowledgement All other products’ name or trademarks are properties of their respective owners. Microsoft Windows is a registered trademark of Microsoft Corp.  Intel, Pentium, Celeron, and Xeon are registered trademarks of Intel Corporation  Core, Atom are trademarks of Intel Corporation ...
  • Page 4 Packing List Before setting up your product, please make sure the following items have been shipped: Item Quantity OMNI-5000-SKU Series Panel PC  Product CD with User’s Manual (in pdf) and drivers  3 Pin Terminal block  HDD bracket ...
  • Page 5 (if any), its specifications, dimensions, jumper/connector settings/definitions, and driver installation instructions (if any), to facilitate users in setting up their product. Users may refer to the AAEON.com for the latest version of this document. Preface...
  • Page 6 All cautions and warnings on the device should be noted. All cables and adapters supplied by AAEON are certified and in accordance with the material safety laws and regulations of the country of sale. Do not use any cables or adapters not supplied by AAEON to prevent system malfunction or fires.
  • Page 7 As most electronic components are sensitive to static electrical charge, be sure to ground yourself to prevent static charge when installing the internal components. Use a grounding wrist strap and contain all electronic components in any static-shielded containers. If any of the following situations arises, please the contact our service personnel: Damaged power cord or plug Liquid intrusion to the device iii.
  • Page 8 FCC Statement This device complies with Part 15 FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received including interference that may cause undesired operation. Caution: There is a danger of explosion if the battery is incorrectly replaced.
  • Page 9 China RoHS Requirements (CN) 产品中有毒有害物质或元素名称及含量 AAEON Panel PC/ Workstation 有毒有害物质或元素 部件名称 铅 汞 镉 六价铬 多溴联苯 多溴二苯醚 (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) 印刷电路板 ○ ○ ○ ○ ○ ○ 及其电子组件 外部信号 ○ ○ ○ ○ ○ ○ 连接器及线材 外壳...
  • Page 10 China RoHS Requirement (EN) Poisonous or Hazardous Substances or Elements in Products AAEON Panel PC/ Workstation Poisonous or Hazardous Substances or Elements Hexavalent Polybrominated Polybrominated Component Lead Mercury Cadmium Chromium Biphenyls Diphenyl Ethers (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) PCB & Other ○...

  • Page 11: Table Of Contents

    Table of Contents Chapter 1 - Product Specifications ..................1 Specifications ......................2 1.1.1 OMNI-5215-SKU ..................4 Chapter 2 – Hardware Information ..................6 Dimensions ....................... 7 List of Jumpers ......................9 2.2.1 mSATA/Mini-Card Operating VCC Selection (JP1) ......10 2.2.2...
  • Page 12 2.3.12 USB 3.0 Ports (CN19) ................25 2.3.13 Battery (CN20) ..................26 2.3.14 CPU FAN (Optional) (CN21) ..............26 2.315. LAN (RJ45) Connector (CN23) ............... 26 2.316. External Power Input (CN25) ..............28 2.3.17 COM Port 2 (CN26).................. 28 2.3.18 COM Port 1 (CN27) ..................
  • Page 13 Panel Configuration ..............57 3.5.2 Chipset: PCH-IO COnfiguration ............59 Setup submenu: Security ..................60 Setup submenu: Boot ................... 61 Boot: BBS Priorities....................62 Setup submenu: Save & Exit ................63 Chapter 4 – Drivers Installation & Touchscreen Settings ..........64 Product CD/DVD ....................

  • Page 14: Chapter 1 - Product Specifications

    Chapter 1 Chapter 1 - Product Specifications...

  • Page 15: Specifications

    Specifications System Intel ® Core™ i5-6300U, 2.4 GHz Processor  Intel ® Celeron™ 3955U, 2 GHz 204-pin DDR4 1866/2133 SODIMM x 1 System Memory  I0/100/1000Base-TX, RJ-45 x 3 Ethernet  USB 3.0 Type A x 2 Side I/O  SMA antenna hole x 1 HDMI x 1 DB-9 for RS-485/422/232 x 2...
  • Page 16 *AAEON suggests users use industrial grade wide temperature DRAM and wide temperature storage devices. -20 ~ 70°C (-4 ~ -158°F) Storage Temperature  90% @ 40°C, non-condensing Operating Humidity  Anti-Vibration 1 Grms/ 5 ~ 500 Hz/ Operation (HDD) ...

  • Page 17: Omni-5215-Sku

    1.1.1 OMNI-5215-SKU Mechanical IP65/ NEMA 4 for aluminum front bezel Construction  IP30 ECC chassis VESA 100 / Panel Mount / Stand Mounting  550 x 373 x 70 mm Dimension (W x H x D)  Carton Dimension ...
  • Page 18 Lifetime —  Chapter 1 – Product Specifications...

  • Page 19: Chapter 2 - Hardware Information

    Chapter 2 Chapter 2 – Hardware Information...

  • Page 20: Dimensions

    Dimensions Chapter 2 – Hardware Information...
  • Page 21 Chapter 2 – Hardware Information...

  • Page 22: List Of Jumpers

    List of Jumpers Please refer to the table below for all of the system’s jumpers that you can configure for your application Label Function mSATA/Mini-Card Operating VCC Selection Resistive Touch Mode LVDS Port Backlight Lightness Control Mode Selection LVDS Port Backlight Inverter VCC Selection Auto Power Button Enable/Disable Selection Clear CMOS Jumper Panel Select ID (Auto detect by LCD kit cable)

  • Page 23: Msata/Mini-Card Operating Vcc Selection (Jp1)

    2.2.1 mSATA/Mini-Card Operating VCC Selection (JP1) mSATA Mini-Card (Default) 2.2.2 Resistive Touch Mode (JP2) 4/8 Wires Mode 5 Wires Mode (Default) 2.2.3 LVDS Port Backlight Lightness Control Mode Selection (JP3) 1 2 3 VR Mode PWM Mode (Default) 2.2.4 LVDS Port Backlight Inverter VCC Selection (JP4) 1 2 3 1 2 3 +12V (Default)

  • Page 24: Auto Power Button Enable/Disable Selection (Jp5)

    2.2.5 Auto Power Button Enable/Disable Selection (JP5) Disable (Default) Enable 2.2.6 Clear CMOS (JP7) Normal (Default) Clear CMOS 2.2.7 COM2 Pin8 Function Selection (JP9) Ring(Default) +12V Chapter 2 – Hardware Information...

  • Page 25: Com1 Pin8 Function Selection (Jp10)

    2.2.8 COM1 Pin8 Function Selection (JP10) Ring(Default) +12V Chapter 2 – Hardware Information...

  • Page 26: List Of Connectors

    List of Connectors Please refer to the table below for all of the system’s connectors that you can configure for your application Label Function Front Panel Connector VGA Connector(Optional) Mini-Card Slot (Full-Mini Card) Touch Screen Connector Micro SIM Card Socket eDP/LVDS Port Omni Panel Wire Type LVDS Port Inverter / Backlight Connector Ext.

  • Page 27: Front Panel Connector (Jp6)

    CN24 USB 3.0/2.0 Port CN25 External Power Input CN26 COM Port 2 CN27 COM Port 1 2.3.1 Front Panel Connector (JP6) Signal Signal PWR_BTN- PWR_BTN+ HDD_LED- HDD_LED+ SPEAKER- SPEAKER+ PWR_LED- PWR_LED+ H/W RESET- H/W RESET+ 2.3.2 Mini-Card Slot (Full-Mini Card) (CN2) Pin Name Signal Type Signal Level...
  • Page 28 Pin Name Signal Type Signal Level PCIE_CLK_REQ# PCIE_REF_CLK- DIFF PCIE_REF_CLK+ DIFF W_DISABLE# +3.3V PCIE_RST# +3.3V PCIE_RX-/MSATA_RX+ DIFF +3.3VSB +3.3V PCIE_RX+/MSATA_RX- DIFF +1.5V +1.5V SMB_CLK +3.3V PCIE_TX-/MSATA_TX- DIFF SMB_DATA +3.3V PCIE_TX+/MSATA_TX+ DIFF Chapter 2 – Hardware Information...

  • Page 29: Touch Screen Connector (Cn3)

    Pin Name Signal Type Signal Level USB_D- DIFF USB_D+ DIFF +3.3VSB +3.3V +3.3VSB +3.3V +1.5V +1.5V +3.3VSB +3.3V 2.3.3 Touch Screen Connector (CN3) Chapter 2 – Hardware Information...
  • Page 30 Signal Signal TOP EXCITE BOTTOM EXCITE LEFT EXCITE RIGHT EXCITE TOP SENSE BOTTOM SENSE LEFT SENSE RIGHT SENSE Signal Signal BOTTOM LEFT RIGHT Signal Signal UL(Y) Chapter 2 – Hardware Information...

  • Page 31: Micro Sim Card Socket (Cn4)

    UR(H) LL(L) LR(X) SENSE(S) 2.3.4 Micro SIM Card Socket (CN4) Pin Name Signal Type Signal Level UIM_PWR UIM_RST UIM_CLK UIM_VPP UIM_DATA 2.3.5 eDP/LVDS Port (CN5) PIN 29 PIN 30 PIN 1 PIN 2 Chapter 2 – Hardware Information...
  • Page 32 * LVDS LCD_PWR can be set to +3.3V or +5V by cable LVDS Function Pin Name Signal Type Signal Level BKL_ENABLE BKL_CONTROL LCD_PWR +3.3V/+5V LVDS_A_CLK- DIFF LVDS_A_CLK+ DIFF LCD_PWR +3.3V/+5V LVDS_DA0- DIFF LVDS_DA0+ DIFF LVDS_DA1- DIFF LVDS_DA1+ DIFF LVDS_DA2- DIFF LVDS_DA2+ DIFF LVDS_DA3-...
  • Page 33 Pin Name Signal Type Signal Level LVDS_DB3- DIFF LVDS_DB3+ DIFF LCD_PWR +3.3V/+5V LVDS_B_CLK- DIFF LVDS_B_CLK+ DIFF eDP Function Pin Name Signal Type Signal Level BKL_ENABLE BKL_CONTROL LCD_PWR +3.3V/+5V eDP_TX3_D- DIFF eDP_TX3_D+ DIFF LCD_PWR +3.3V/+5V eDP_TX2_D- DIFF eDP_TX2_D+ DIFF eDP_TX1_D- DIFF eDP_TX1_D+ DIFF eDP_TX0_D-...

  • Page 34: Lvds Port Inverter / Backlight Connector (Cn8)

    Pin Name Signal Type Signal Level eDP_AUX_D+ +3.3V LCD_PWR +3.3V/+5V 2.3.6 LVDS Port Inverter / Backlight Connector (CN8) Pin Name Signal Type Signal Level BKL_PWR +5V / +12V BKL_CONTROL BKL_ENABLE * LVDS BKL_PWR can be set to +5V or +12V by JP4 Chapter 2 –...

  • Page 35: Lpc Port (Cn11)

    * LVDS BKL_CONTROL can be set by JP3 2.3.7 LPC Port (CN11) Pin Name Signal Type Signal Level LAD0 +3.3V LAD1 +3.3V LAD2 +3.3V LAD3 +3.3V +3.3V +3.3V LFRAME# LRESET# +3.3V LCLK LDRQ0 LDRQ1 SERIRQ +3.3V 2.3.8 +5V Output for SATA HDD (CN12) Chapter 2 –...

  • Page 36: Sata Port (Cn13)

    Pin Name Signal Type Signal Level 2.3.9 SATA Port (CN13) Pin Name Signal Type Signal Level SATA_TX+ DIFF SATA_TX- DIFF SATA_RX- DIFF SATA_RX+ DIFF 2.3.10 BIOS Debug Port (CN14) Pin Name Signal Type Signal Level SPI_MISO SPI_CLK +3.3VSB +3.3V SPI_MOSI Chapter 2 –...

  • Page 37: Hdmi Connector (Cn15)

    Pin Name Signal Type Signal Level SPI_CS 2.3.11 HDMI Connector (CN15) Pin Name Signal Type Signal Level DVI_D2+ DVI_D2- DVI_D1+ DVI_D1- DVI_D0+ DVI_D0- DVI_CLK+ DVI_CLK- Chapter 2 – Hardware Information...

  • Page 38: Usb 3.0 Ports (Cn19)

    2.3.12 USB 3.0 Ports (CN19) Pin Name Signal Type Signal Level +5VSB DIFF USB_D- DIFF USB_D+ DIFF USB_SSRX− DIFF USB_SSRX+ DIFF USB_SSTX− DIFF USB_SSTX+ +5VSB DIFF USB_D- DIFF USB_D+ DIFF USB_SSRX− DIFF USB_SSRX+ DIFF USB_SSTX− DIFF USB_SSTX+ Chapter 2 – Hardware Information...

  • Page 39: Battery (Cn20)

    2.3.13 Battery (CN20) Pin Name Signal Type Signal Level +3.3V 3.3V 2.3.14 CPU FAN (Optional) (CN21) Pin Name Signal Type Signal Level +12V FAN_POWER FAN_TAC 2.315. LAN (RJ45) Connector (CN23) Signal Signal MDI0+ MDI0- MDI1+ MDI2+ MDI2- MDI1- Chapter 2 – Hardware Information...
  • Page 40 MDI3+ MDI3- Chapter 2 – Hardware Information...

  • Page 41: External Power Input (Cn25)

    2.316. External Power Input (CN25) Pin Name Signal Type Signal Level +9~+24V (or +12V +12V) 2.3.17 COM Port 2 (CN26) RS-232 Pin Name Signal Type Signal level ±5V ±5V ±5V RI/+5V/+12V IN/ PWR +5V/+12V RS-422 Pin Name Signal Type Signal level RS422_TX- ±5V RS422_TX+...

  • Page 42: Com Port 1 (Cn27)

    RS422_RX- NC/+5V/+12V +5V/+12V RS-485 Pin Name Signal Type Signal level RS485_D- ±5V RS485_D+ ±5V NC/+5V/+12V +5V/+12V * COM2 RS-232/422/485 can be set through BIOS setting. Default is RS-232. * Pin 8 function can be set by JP11. 2.3.18 COM Port 1 (CN27) RS-232 Pin Name Signal Type...
  • Page 43 ±5V ±5V ±5V RI/+5V/+12V IN/ PWR +5V/+12V RS-422 Pin Name Signal Type Signal level RS422_TX- ±5V RS422_TX+ ±5V RS422_RX+ RS422_RX- NC/+5V/+12V +5V/+12V RS-485 Pin Name Signal Type Signal level RS485_D- ±5V RS485_D+ ±5V Chapter 2 – Hardware Information...
  • Page 44 NC/+5V/+12V +5V/+12V * COM1 RS-232/422/485 can be set through BIOS setting. Default is RS-232. * Pin 8 function can be set by JP9. Chapter 2 – Hardware Information...

  • Page 45: Installing The Hard Disk Drive

    Put the rubber provided onto the holes of the bracket. Place the HDD onto the bracket and secure with the screws provided * Users are advised to use storage devices provided and installed by AAEON. Chapter 2 – Hardware Information...

  • Page 46: Mount The Omni Onto The Wall

    Mount the OMNI onto the wall Step 1 - Glue the water-proof rubber along back side of the panel Step 2 - Screw the provided mounting brackets into back of the panel Chapter 2 – Hardware Information...
  • Page 47 Step 3 - Secure the panel with wall-mount brackets onto the wall with screws Chapter 2 – Hardware Information...

  • Page 48: P-Cap Touch Screen Operating

    P-CAP Touch Screen Operating Always touch the screen with finger pads. The force of finger should be lower than 10g. Chapter 2 – Hardware Information...

  • Page 49: Chapter 3 - Ami Bios Setup

    Chapter 3 Chapter 3 - AMI BIOS Setup...

  • Page 50: System Test And Initialization

    System Test and Initialization The system uses certain routines to perform testing and initialization. If an error, fatal or non-fatal, is encountered, a few short beeps or an error message will be outputted. The board can usually continue the boot up sequence with non-fatal errors. The system configuration verification routines check the current system configuration against the values stored in the CMOS memory.

  • Page 51: Ami Bios Setup

    AMI BIOS Setup The AMI BIOS ROM has a pre-installed Setup program that allows users to modify basic system configurations, which is stored in the battery-backed CMOS RAM and BIOS NVRAM so that the information is retained when the power is turned off. To enter BIOS Setup, press <Del>...

  • Page 52: Setup Submenu: Main

    Setup Submenu: Main Chapter 3 – AMI BIOS Setup...

  • Page 53: Setup Submenu: Advanced

    Setup Submenu: Advanced Chapter 3 – AMI BIOS Setup...

  • Page 54: Advanced: Cpu Configuration

    3.4.1 Advanced: CPU Configuration Chapter 3 – AMI BIOS Setup...
  • Page 55 Chapter 3 – AMI BIOS Setup...
  • Page 56 Options summary: Hyper-threading Disabled Enabled Optimal Default, Failsafe Default Enabled for Windows XP and Linux (OS optimized for Hyper-Threading Technology) and Disabled for other OS (OS not optimized for Hyper-Threading Technology). When Disabled only one thread per enabled core is enabled. Intel Virtualization Disabled Technology...

  • Page 57: Advanced: Sata Configuration

    3.4.2 Advanced: SATA Configuration Options summary: SATA Controller(s) Enabled Optimal Default, Failsafe Default Disabled Enable or Disable SATA Device. Port 0 Enabled Optimal Default, Failsafe Default Disabled Enable or Disable SATA Port. Hot Plug Enabled Disabled Optimal Default, Failsafe Default Designates this port as Hot Pluggable.

  • Page 58: Advanced: Hardware Monitor

    3.4.3 Advanced: Hardware Monitor Chapter 3 – AMI BIOS Setup...

  • Page 59: Advanced: Sio Configuration

    3.4.4 Advanced: SIO Configuration Chapter 3 – AMI BIOS Setup...

  • Page 60: Sio Configuration: Serial Port 1 Configuration

    3.4.4.1 SIO Configuration: Serial Port 1 Configuration Options summary: Use This Disabled Device Enabled Optimal Default, Failsafe Default Enable or Disable this Logical Device. Possible: Use Automatic Settings Optimal Default, Failsafe Default IO=2F8; IRQ=3; IO=3F8; IRQ=4; Allows user to change Device's Resource settings. New settings will be reflected on This Setup Page after System restarts.

  • Page 61: Sio Configuration: Serial Port 2 Configuration

    3.4.4.2 SIO Configuration: Serial Port 2 Configuration Options summary: Use This Disabled Device Enabled Optimal Default, Failsafe Default Enable or Disable this Logical Device. Possible: Use Automatic Settings Optimal Default, Failsafe Default IO=2F8; IRQ=3; IO=3F8; IRQ=4; Allows user to change Device's Resource settings. New settings will be reflected on This Setup Page after System restarts.

  • Page 62: Advanced: Usb Configuration

    3.4.5 Advanced: USB Configuration Options summary: Legacy USB Support Enabled Optimal Default, Failsafe Default Disabled Auto Enables Legacy USB support. AUTO option disables legacy support if no USB devices are connected. DISABLE option will keep USB devices available only for EFI applications. Chapter 3 –...

  • Page 63: Advanced: Trusted Computing

    3.4.6 Advanced: Trusted Computing Chapter 3 – AMI BIOS Setup...
  • Page 64 Options summary: Security Device Support Enabled Optimal Default, Failsafe Default Disabled Enables or Disables BIOS support for security device. O.S. will not show Security Device. TCG EFI protocol and INT1A interface will not be available. TPM State Enabled Optimal Default, Failsafe Default Disabled Enable/Disable Security Device.

  • Page 65: Advanced: Power Management

    3.4.7 Advanced: Power Management Chapter 3 – AMI BIOS Setup...
  • Page 66 Options summary: Optimal Default, Failsafe Default Power Mode ATX Type AT Type Select power supply mode. Restore AC Power Last State Optimal Default, Failsafe Default Loss Power On Power Off Select power state when power is re-applied after a power failure. RTC wake system Disabled Optimal Default, Failsafe Default...

  • Page 67: Setup Submenu: Chipset

    Setup submenu: Chipset Chapter 3 – AMI BIOS Setup...

  • Page 68: Chipset: System Agent (Sa) Configuration

    3.5.1 Chipset: System Agent (SA) Configuration Options summary: Max TOLUD Dynamic Optimal Default, Failsafe Default 1 GB 1.25 GB 1.5 GB 1.75 GB 2 GB 2.25 GB 2.5 GB 2.75 GB 3 GB Maximum Value of TOLUD (Top of Low Usable DRAM)\nDynamic assignment would adjust TOLUD automatically based on largest MMIO length of installed graphic controller.\nChanging this value may cause side effect, if reserved memory is lesser than MMIO required.

  • Page 69: System Agent (Sa) Configuration: Graphics Configuration

    3.5.1.1 System Agent (SA) Configuration: Graphics Configuration Options summary: Primary IGFX Boot VBIOS default Display HDMI LVDS Optimal Default, Failsafe Default Secondary IGFX Boot Disabled Optimal Default, Failsafe Default Display HDMI Select the Video Device which will be activated during POST. This has no effect if external graphics present.

  • Page 70: System Agent (Sa) Configuration: Graphics Configuration: Lvds

    3.5.1.1.1 System Agent (SA) Configuration: Graphics Configuration: LVDS Panel Configuration Chapter 3 – AMI BIOS Setup...
  • Page 71 Options summary: Optimal Default, Failsafe Default LVDS Enabled Disabled Enable/Disable this panel Panel Type Auto Optimal Default, Failsafe Default Selection Manual Select LCD panel type by OMNI panel ID OMNI Panel Type OMNI-2155 Optimal Default, Failsafe Default OMNI-3105 OMNI-3125/3155 OMNI-3175/3195 OMNI-2215 Select LCD panel used by selecting the appropriate OMNI Model.

  • Page 72: Chipset: Pch-Io Configuration

    3.5.2 Chipset: PCH-IO COnfiguration Options summary: HD Audio Disabled Enabled Optimal Default, Failsafe Default Control Detection of the HD-Audio device. Disabled = HDA will be unconditionally disabled Enabled = HDA will be unconditionally enabled Auto = HDA will be enabled if present, disabled otherwise. Chapter 3 –...

  • Page 73: Setup Submenu: Security

    Setup submenu: Security Change User/Administrator Password You can set a User Password once an Administrator Password is set. The password will be required during boot up, or when the user enters the Setup utility. Please Note that a User Password does not provide access to many of the features in the Setup utility. Select the password you wish to set, press Enter to open a dialog box to enter your password (you can enter no more than six letters or numbers).

  • Page 74: Setup Submenu: Boot

    Setup submenu: Boot Options summary: Quiet Boot Disabled Enabled Optimal Default, Failsafe Default Enables or disables Quiet Boot option. Launch PXE OpROM Disabled Optimal Default, Failsafe Default Enabled Controls the execution of UEFI and Legacy PXE OpROM. Chapter 3 – AMI BIOS Setup...

  • Page 75: Boot: Bbs Priorities

    Boot: BBS Priorities Chapter 3 – AMI BIOS Setup...

  • Page 76: Setup Submenu: Save & Exit

    Setup submenu: Save & Exit Chapter 3 – AMI BIOS Setup...

  • Page 77: Chapter 4 - Drivers Installation & Touchscreen Settings

    Chapter 4 Chapter 4 – Drivers Installation & Touchscreen Settings...

  • Page 78: Product Cd/Dvd

    Product CD/DVD The OMNI-BT series comes with a product DVD that contains all the drivers and utilities you need to setup your product. Insert the DVD and follow the steps in the autorun program to install the drivers. In case the program does not start, follow the sequence below to install the drivers. Step 1 –...
  • Page 79 Follow the instructions Drivers will be installed automatically Step 5 – Install USB 3.0 Drivers Open the STEP5 - USB3.0 folder and select your OS Open the .exe file in the folder Follow the instructions Drivers will be installed automatically Step 6 –...
  • Page 80 Chapter 4 – Driver Installation & Touchscreen Settings...
  • Page 81 Reboot and log in as administrator Chapter 4 – Driver Installation & Touchscreen Settings...
  • Page 82 Run patch.bat as administrator Chapter 4 – Driver Installation & Touchscreen Settings...
  • Page 83 For Windows 8: Open the Apps Screen, right click on the Command Prompt tile and select Run as Administrator Chapter 4 – Driver Installation & Touchscreen Settings...
  • Page 84 To install the driver (patch.bat), you will first have to locate the file in command prompt. To do that, first go to the directory which contains the file by entering <drive letter>: eg. if the driver is in D drive, enter D: You are now at the directory containing the installation file.
  • Page 85 For Windows 10 Open the STEP8 – Serial Port Driver (Optional) folder and select Win10_32_64 Open the Setup.exe file in the folder Follow the instructions Drivers will be installed automatically Step 9 – Install DIO Driver (for DIO module only) Please refer to Appendix D –...

  • Page 86: Pcap Dual Monitor Touch Settings

    PCAP Dual Monitor Touch Settings When two panels are used, they can set to be the primary and secondary display. The instruction below shows how this can be done: Go to Display Panel and choose your preferred primary display. Chapter 4 – Driver Installation & Touchscreen Settings...
  • Page 87 Go to Tablet PC Settings in Control Panel. Under Display options, select the primary display from step 1. Apply the changes and exit. *Do NOT calibrate the screen on your own. Doing so might disrupt the device’s factory calibration Chapter 4 – Driver Installation & Touchscreen Settings...

  • Page 88: Appendix A - Watchdog Timer Programming

    Appendix A Appendix A - Watchdog Timer Programming...

  • Page 89: Watchdog Timer Initial Program

    Watchdog Timer Initial Program Table 1 : Super I/O relative register table Default Value Note SIO MB PnP Mode Index Register Index 0x2E(Note1) 0x2E or 0x4E SIO MB PnP Mode Data Register Data 0x2F(Note2) 0x2F or 0x4F Table 2 : Watchdog relative register table Register BitNum Value...
  • Page 90 ******************************************************************************** // SuperIO relative definition (Please reference to Table 1) #define byte SIOIndex //This parameter is represented from Note1 #define byte SIOData //This parameter is represented from Note2 #define void IOWriteByte(byte IOPort, byte Value); #define byte IOReadByte(byte IOPort); // Watch Dog relative definition (Please reference to Table 2) #define byte TimerLDN //This parameter is represented from Note3 #define byte TimerReg //This parameter is represented from Note4 #define byte TimerVal // This parameter is represented from Note24...
  • Page 91 ************************************************************************************ Main VOID // Procedure : AaeonWDTConfig // (byte)Timer : Time of WDT timer.(0x00~0xFF) // (boolean)Unit : Select time unit(0: second, 1: minute). AaeonWDTConfig(); // Procedure : AaeonWDTEnable // This procudure will enable the WDT counting. AaeonWDTEnable(); ************************************************************************************ Appendix A – Watchdog Timer Programming...
  • Page 92 ************************************************************************************ // Procedure : AaeonWDTEnable AaeonWDTEnable () VOID WDTEnableDisable( EnableLDN, EnableReg, EnableBit, 1 // Procedure : AaeonWDTConfig AaeonWDTConfig () VOID // Disable WDT counting WDTEnableDisable( EnableLDN, EnableReg, EnableBit, 0 // Clear Watchdog Timeout Status WDTClearTimeoutStatus(); // WDT relative parameter setting WDTParameterSetting();...
  • Page 93 ************************************************************************************ SIOEnterMBPnPMode() VOID IOWriteByte(SIOIndex, 0x87); IOWriteByte(SIOIndex, 0x87); SIOExitMBPnPMode() VOID IOWriteByte(SIOIndex, 0xAA); SIOSelectLDN(byte LDN) VOID IOWriteByte(SIOIndex, 0x07); // SIO LDN Register Offset = 0x07 IOWriteByte(SIOData, SIOBitSet(byte LDN, byte Register, byte BitNum, byte Value) VOID Byte TmpValue; SIOEnterMBPnPMode(); SIOSelectLDN(byte IOWriteByte(SIOIndex, Register); TmpValue = IOReadByte(SIOData); TmpValue &= ~(1 <<...

  • Page 94: Appendix B - I/O Information

    Appendix B Appendix B - I/O Information...

  • Page 95: I/O Address Map

    I/O Address Map Note: There is no PS/2 interface on the OMNI-SKU series, hence the exclamation marks Appendix B – I/O Information...
  • Page 96 Appendix B – I/O Information...

  • Page 97: Memory Address Map

    Memory Address Map Appendix B – I/O Information...
  • Page 98 Appendix B – I/O Information...

  • Page 99: Irq Mapping Chart

    IRQ Mapping Chart Appendix B – I/O Information...
  • Page 100 Appendix B – I/O Information...
  • Page 101 Appendix B – I/O Information...
  • Page 102 Appendix B – I/O Information...
  • Page 103 Appendix B – I/O Information...
  • Page 104 Appendix B – I/O Information...
  • Page 105 Appendix B – I/O Information...
  • Page 106 Appendix B – I/O Information...
  • Page 107 Appendix B – I/O Information...
  • Page 108 Appendix B – I/O Information...
  • Page 109 Appendix B – I/O Information...
  • Page 110 Appendix B – I/O Information...
  • Page 111 Appendix B – I/O Information...

  • Page 112: Appendix C - Canbus Utility (For Canbus Module)

    Appendix C Appendix C – CANBus Utility (for CANBus Module)

  • Page 113: Canbus Driver Installation

    CANBus Driver Installation Before using the utility, please follow the instructions below to install the drivers. For Windows 8.1 Locate the CANBus in Device Manager Right click and select Update driver Appendix C – CANBus Utility (for CANBus Module)
  • Page 114 Choose Browse my computer for driver software and Next Click Have Disk and browse to the driver’s directory Appendix C – CANBus Utility (for CANBus Module)
  • Page 115 After selecting the directory, click next and install the drivers Appendix C – CANBus Utility (for CANBus Module)
  • Page 116 You should see this after the driver is successfully installed. Appendix C – CANBus Utility (for CANBus Module)

  • Page 117: Canbus Utility

    CANBus Utility PORT NUMBER PORT BAUD RATE 115200 57600 iii. 38400 19200 9600 ONNECTION BUTTON IRMWARE VERSION BUS PORT SELECTOR BUS BAUD RATE PRESS SET TO APPLY CHANGE 125K Appendix C – CANBus Utility (for CANBus Module)
  • Page 118 500K iii. BUS MODE TANDARD OR XTENDED PRESS SET BUTTON TO APPLY CHANGE : ID 000~0 TANDARD RANGE WILL BE : ID 00000000~0 1FFFFFFF XTENDED RANGE WILL BE NABLE ISABLE MODE PRESS SET BUTTON TO APPLY CHANGE IS ENABLED A REMOTE FRAME WILL BE TRANSMITTED VIA THE BUS HIS MEANS THAT NO DATA BYTES ARE INCLUDED WITHIN THIS FRAME EVERTHELESS...

  • Page 119: Mask And Filter Function

    Mask and Filter Function PECIFIED CANNOT BE RECEIVED ILTER NLY SPECIFIED CANNOT BE RECEIVED ORKS ON PORT THAT APPLY TO RECEIVE PORT Appendix C – CANBus Utility (for CANBus Module)

  • Page 120: Appendix D -Electrical Specifications For I/O Ports

    Appendix D Appendix D –Electrical Specifications for I/O Ports...

  • Page 121: Digital I/O Register

    Digital I/O Register Table 1 : SuperIO relative register table Default Value Note SIO MB PnP Mode Index Register Index 0x2E(Note1) 0x2E or 0x4E SIO MB PnP Mode Data Register Data 0x2F(Note2) 0x2F or 0x4F Table 2 : Digital Input relative register table Register BitNum Value...

  • Page 122: Digital I/O Sample Program

    Digital I/O Sample Program ************************************************************************************ // SuperIO relative definition (Please reference to Table 1) #define byte SIOIndex //This parameter is represented from Note1 #define byte SIOData //This parameter is represented from Note2 #define void IOWriteByte(byte IOPort, byte Value); #define byte IOReadByte(byte IOPort); // Digital Input Status relative definition (Please reference to Table 2) #define byte DInput1LDN // This parameter is represented from Note3 #define byte DInput1Reg // This parameter is represented from Note4...
  • Page 123 ************************************************************************************ // Digital Output control relative definition (Please reference to Table 3) #define byte DOutput1LDN // This parameter is represented from Note27 #define byte DOutput1Reg // This parameter is represented from Note28 #define byte DOutput1Bit // This parameter is represented from Note29 #define byte DOutput1Val // This parameter is represented from Note30 #define byte DOutput2LDN // This parameter is represented from Note31 #define byte DOutput2Reg // This parameter is represented from Note32...
  • Page 124 ************************************************************************************ Main VOID Boolean PinStatus ; // Procedure : AaeonReadPinStatus // Input : Example, Read Digital I/O Pin 3 status // Output : InputStatus : 0: Digital I/O Pin level is low 1: Digital I/O Pin level is High PinStatus = AaeonReadPinStatus(DInput3LDN, DInput3Reg, DInput3Bit); // Procedure : AaeonSetOutputLevel // Input : Example, Set Digital I/O Pin 6 level...
  • Page 125 ************************************************************************************ AaeonReadPinStatus(byte LDN, byte Register, byte BitNum) Boolean Boolean PinStatus ; PinStatus = SIOBitRead(LDN, Register, BitNum); Return PinStatus ; AaeonSetOutputLevel(byte LDN, byte Register, byte BitNum, byte Value) VOID ConfigToOutputMode(LDN, Register, BitNum); SIOBitSet(LDN, Register, BitNum, Value); ************************************************************************************ Appendix D – DI/O Utility (for DI/O Module)
  • Page 126 ************************************************************************************ SIOEnterMBPnPMode() VOID IOWriteByte(SIOIndex, 0x87); IOWriteByte(SIOIndex, 0x87); SIOExitMBPnPMode() VOID IOWriteByte(SIOIndex, 0xAA); SIOSelectLDN(byte LDN) VOID IOWriteByte(SIOIndex, 0x07); // SIO LDN Register Offset = 0x07 IOWriteByte(SIOData, SIOBitSet(byte LDN, byte Register, byte BitNum, byte Value) VOID Byte TmpValue; SIOEnterMBPnPMode(); SIOSelectLDN(byte IOWriteByte(SIOIndex, Register); TmpValue = IOReadByte(SIOData); TmpValue &= ~(1 <<...
  • Page 127 ************************************************************************************ SIOBitRead(byte LDN, byte Register, byte BitNum) Boolean Byte TmpValue; SIOEnterMBPnPMode(); SIOSelectLDN(LDN); IOWriteByte(SIOIndex, Register); TmpValue = IOReadByte(SIOData); TmpValue &= (1 << BitNum); SIOExitMBPnPMode(); If(TmpValue == 0) Return 0; Return 1; ConfigToOutputMode(byte LDN, byte Register, byte BitNum) VOID Byte TmpValue, OutputEnableReg; OutputEnableReg = Register-1;...

Table of Contents