Sony HCD-LF1 Service Manual page 68

Super audio cd/dvd player
Hide thumbs Also See for HCD-LF1:
Table of Contents

Advertisement

HCD-LF1
• IC Pin Function Description
• DMB07 BOARD IC207 ZIVA5X-C1F (DVD SYSTEM PROCESSOR)
Pin No.
Pin Name
1
VDDP
2
HA1
3 to 11
HD15 to HD7
12
VDDP
13
GNDP
14 to 19
HD6 to HD1
20
VDDP
21
GNDP
22
HD0
23
HDTACK
24
HIRQ0
25
WEH.UDS
26
WEL.LDS
27
HREAD
28
GPIO0
29
GND
30
VDD
31
GND25
32
VDD25
33 to 42
MA9 to MA0
43
GND25
44
VDD25
45, 46
MA10, MA11
47, 48
BA1, BA0
49
MCS0
50
MCS1
51
MRAS
52
MCAS
53
MWE
54
GND25
55
VDD25
56
MCLK
57 to 60
MD0 to MD3
61
GND25
62
MDQM0
63
VDD25
64 to 71
MD4 to MD11
72
GND25
73
MDQM1
74
VDD25
75 to 78
MD12 to MD15
79
GND
80
VDD
81 to 84
MD16 to MD19
68
I/O
Power supply terminal (+3.3V)
O
Address signal output to the programmable ROM and address latch
Two-way data bus (address signal multiplexed) with the programmable ROM and
I/O
address latch
Power supply terminal (+3.3V)
Ground terminal
Two-way data bus (address signal multiplexed) with the programmable ROM and
I/O
address latch
Power supply terminal (+3.3V)
Ground terminal
Two-way data bus (address signal multiplexed) with the programmable ROM and
I/O
address latch
I
Acknowledge signal input terminal for host data transfer
I
Interrupt signal input terminal
O
Write enable host upper data strobe signal output to the programmable ROM
O
Write enable host lower data strobe signal output terminal
O
Output enable signal output to the programmable ROM
I
Check jig detection signal input terminal
Ground terminal
Power supply terminal (+1.8V)
Ground terminal
Power supply terminal (+3.3V)
O
Address signal output to the SD-RAM
Ground terminal
Power supply terminal (+3.3V)
O
Address signal output to the SD-RAM
O
Bank select signal output to the SD-RAM
O
Chip select signal output to the SD-RAM
O
Chip select signal output terminal
O
Row address strobe signal output to the SD-RAM
O
Column address strobe signal output to the SD-RAM
O
Write enable signal output to the SD-RAM
Ground terminal
Power supply terminal (+3.3V)
O
Master clock signal output to the SD-RAM
I/O
Two-way data bus with the SD-RAM
Ground terminal
O
Write mask signal output to the SD-RAM
Power supply terminal (+3.3V)
I/O
Two-way data bus with the SD-RAM
Ground terminal
O
Write mask signal output to the SD-RAM
Power supply terminal (+3.3V)
I/O
Two-way data bus with the SD-RAM
Ground terminal
Power supply terminal (+1.8V)
I/O
Two-way data bus with the SD-RAM
Description
Not used
Not used
Not used
Not used

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents