Wigig/Wlan +Bt - Clevo P650HS Service Manual

Table of Contents

Advertisement

Schematic Diagrams
M.2 WiGig/WLAN + BT
D
Sheet 47 of 91
M.2 WiGig/WLAN +
C
BT
B
To Conn.
A
B - 48 M.2 WiGig/WLAN + BT
5
4
WLAN+BT/WIGIG
WiGig
Wi-Fi: PCIe v2.1 Gen1
D02A
BT: USB 2.0
35,44,47,60
WiGig IO: PCIe v2.1 Gen2
4/29 follow common, change net
WLAN
D02A
5/23 follow
PJ40
VDD3
W IGIG_3.3V
U50
>120 mil
>120 mil
5
1
VIN
VOUT
4
VIN/SS
C797
C795
3
2
EN
GND
1u_6.3V_X5R_04
0.1u_16V_Y5V_04
UP7553
M: NCT3522U --
6-02-03522-9C0
S: G5243A ----
6-02-05243-9C0
44
W IGIG_PW R_EN
AP2821KTR-G1 6-02-02821-9C0
EC ,
EC
USB3.0 re-driver
3.3V
C1088
C1089
*4.7K_04
C1090
*4.7K_04
C1091
GND
U69
25
GND
SDA_P4
SCK_P4
C1094
*4.7K_04
24
7
GND
SMB_DATA
SMB_SCK
TXN5
0.1u_10V_X7R_04
C1095
23
8
C1099
TX1-
RX1-
TXP5
0.1u_10V_X7R_04
C1097
22
9
C1100
TX1+
RX+
21
10
TYPE_IND#
CHIP_EN#
RXN5
0.1u_10V_X7R_04
C1102
20
11
C1103
RX2-
TX2-
RXP5
0.1u_10V_X7R_04
C1105
19
12
C1106
RX2+
TX2+
ASM1464
PCB Footprint = QFN24-4X4MM
C1111
*0_04
C1112
C1107
C1113
C1114
*0_04
GND
co-lay,
layout
5
4
3
J_W LAN1
75
GND14
73
40
CLK_PCIE_W IGIG#
Reserved/REFCLKN1
71
40
CLK_PCIE_W IGIG
Reserved/REFCLKP1
69
GND13
CAP CLOSE TO M.2 CONN
67
36
PCIE_RXN8_W IGIG
Reserved/PERn1
65
36
PCIE_RXP8_W IGIG
Reserved/PERp1
63
GND12
C880
0.1u_10V_X7R_04
PETN1
61
36
PCIE_TXN8_W IGIG
Reserved/PETn1
C878
0.1u_10V_X7R_04
PETP1
59
36
PCIE_TXP8_W IGIG
Reserved/PETp1
57
GND11
55
R565
*0_04
LAN_W AKEUP#
PEWake0#(IO)
W LAN_CLKREQ#
53
40
W LAN_CLKREQ#
CLKREQ0#(IO)
R202
10K_04
51
3.3VS
GND10
D02A
49
40
CLK_PCIE_W LAN#
REFCLKN0
47
40
CLK_PCIE_W LAN
REFCLKP0
45
CAP CLOSE TO M.2 CONN
GND9
43
36
PCIE_RXN7_W LAN
PERn0
41
36
PCIE_RXP7_W LAN
PERp0
39
GND8
37
C857
0.1u_10V_X7R_04
PETN0
36
PCIE_TXN7_W LAN
PETn0
C852
0.1u_10V_X7R_04
PETP0
35
36
PCIE_TXP7_W LAN
PETp0
33
GND7
31
DP_HPD(IO)(0/3.3V)
29
GND5
27
DP_ML2p
25
R712
*10K_04
W LAN_CLKREQ#
DP_ML2n
W IGIG_3.3V
23
GND3
21
DP_ML3p
19
D01A
DP_ML3n
3/3 RF
17
DP_MLDIR GND (In)/3.3V (Out)/NC
7
GND1
5
36
USB_PN8
USB_D-
3
36
USB_PP8
USB_D+
1
GND0
NFSA0-S6701-TP40
P/N = 6-21-84K20-075
PCB Footprint = NXSA0-S67XX-XX40
PCB Footprint
D02
*0_04
2K_1%_04
GND
60,61,63
DD_ON#
C1098
*4.7K_04
GND
0.1u_10V_X7R_04
USB3_TXN5
39
0.1u_10V_X7R_04
USB3_TXP5
39
From PCH
GND
0.1u_10V_X7R_04
USB3_RXN5
39
0.1u_10V_X7R_04
USB3_RXP5
39
3.3V
3.3V
C1108
C1109
C1110
*4.7K_04
0.01u_16V_X7R_04
0.1u_10V_X7R_04
1u_6.3V_X5R_04
*4.7K_04
*4.7K_04
3/22 lay swap
3/22 lay swap
D73
3/22 lay swap
GND
USB_PP5_CON
4
3
10
1
36
USB_PP5
USB_PN5_CON
9
2
L50
1
2
8
3
36
USB_PN5
GND
*W CM2012F2S-161T03-short
7
4
6
5
D02
DT1140-04LP-7
D74
3/18
10
1
TXP5
TXN5
9
2
8
3
GND
RXP5
7
4
6
5
RXN5
D02
DT1140-04LP-7
3
2
1
40 mil
74
3.3V3
72
4/29 follow common, change net
3.3V2
70
R590
*0_04
PEWake1#(IO)(0/3.3V)
LAN_W AKEUP#
35,44,47,60
68
CLKREQ1#(IO)(0/3.3V)
W IGIG_CLKREQ#
40
66
PERST1#(IO)(0/3.3V)
D02A
64
R785
*10K_04
Reserved1
3.3V
D02A
62
ALERT#(O)(0/3.3V)
60
R571
10K_04
I2C CLK(I)(0/3.3V)
W IGIG_3.3V
58
R564
10K_04
I2C DATA(IO)(0/3.3V)
56
R572
0_04
W_DISABLE#1(I)(0/3.3V)
W LAN_EN
44
54
BT_EN
44
Reserved/W_DISABLE#2(I)(0/3.3V)
52
PERST0#(I)(0/3.3V)
BUF_PLT_RST#
39,44,48,53,58,60
50
SUSCLK(32Khz)(I)(0/3.3V)
SUS_CLK
38
48
COEX1(I/O)1.8V
46
COEX2(I/O)1.8V
44
COEX3(I/O)1.8V
42
VENDOR DEFINED2
T76
40
VENDOR DEFINED1
T71
D02A
38
VENDOR DEFINED0
T72
36
GND6
34
DP_ML0p
32
C1123
DP_ML0n
30
GND6
28
BOT
DP_ML1p
26
DP_ML1n
24
W LAN_EN
GND4
22
BT_EN
DP_AUXp
20
DP_AUXn
18
W IGIG_PW R_EN
GND2
16
LED#2(I)(OD)
W IGIG_3.3V
A KEY
6
LED#1(O)(OD)
4
40 mil
close the M2 connect
3.3V1
2
3.3V0
W IGIG_3.3V
4/29 follow common design
C798
22u_6.3V_X5R_08
Connector
USB3.0 PORT5
(MB )
USBVCC3.0_6
U60
100 MIL
5
1
3/28
5V
VIN
VOUT
C535
+
C953
C524
2
GND
10u_6.3V_X5R_06
0.1u_16V_Y5V_04
EEFCX0J221YR
220u,6.3V,ESR=15m ,H=1.9mm
4
3
EN#
OC#
GND
uP7549UMA5-20
PCB Footprint = M-SOT23-5
GND
2A/90mohm
R642
*0402_short
C947
22u_6.3V_X5R_08
C526
22u_6.3V_X5R_08
USBVCC3.0_6
CLOSE TO CONNECTOR
J_USB3_1
TXP5_J
9
SSTX+
SHIELD
1
co-lay,
VBUS
TXN5_J
8
SSTX-
USB_PN5_J
2
D-
4
GND
USB_PP5_J
3
D+
RXP5_J
6
SSRX+
7
GND_D
RXN5_J
5
SSRX-
SHIELD
USB3.0 Max Trace length
C107KX-909H9-L
Follow Design Guide
P/N = 6-21-B4A50-009
GND
PCB Footprint = C107KX-909H9-L
3/15
USB3.0 connect
UBS3.1 connect
USB_PP5_J
USB_PN5_J
GND
37,50,55,59,60,61,63,66,67,69,71,73,74,75,76
2,13,31,46,49,54,58,60,61,63,64,66,67,71
3,9,10,11,12,13,14,15,16,31,32,35,37,38,39,40,41,43,44,45,48,50,51,54,58,59,60,63,67,73,75
5,30,35,38,41,43,44,45,59,60,62,63,64,65,66,67,68,69,70,71,72
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
20KV ESD
TXP5_J
TXN5_J
Title
Title
Title
[47] M.2 WIGIG/WLAN +BT
[47] M.2 WIGIG/WLAN +BT
[47] M.2 WIGIG/WLAN +BT
GND
RXP5_J
RXN5_J
Size
Size
Size
Document Number
Document Number
Document Number
6-71-P65S0-D02C
6-71-P65S0-D02C
6-71-P65S0-D02C
A3
A3
A3
P650RS
P650RS
P650RS
Date:
Date:
Date:
W ednesday, September 07, 2016
W ednesday, September 07, 2016
W ednesday, September 07, 2016
Sheet
Sheet
Sheet
2
1
W IGIG_3.3V
C895
0.1u_16V_Y5V_04
D
W IGIG_3.3V
C1122
C
footprint,
D02
B
GND
GND1
GND2
GND
(ME change)
5V
3.3V
A
3.3VS
VDD3
Rev
Rev
Rev
D02C
D02C
D02C
47
47
47
of
of
of
91
91
91

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

P650hs-gP651hsP651hs-g

Table of Contents