1. Manuals
  2. Brands
  3. Aaeon Manuals
  4. Single board computers
  5. GENE-BT05
  6. User manual

Aaeon GENE-BT05 User Manual

Subcompact board
Hide thumbs
Table of Contents

Advertisement

Quick Links

GENE-BT05
Subcompact Board
th
User's Manual 5
Ed
Last Updated: September 16, 2015

Advertisement

Table of Contents
loading

Related Manuals for Aaeon GENE-BT05

Summary of Contents for Aaeon GENE-BT05

  • Page 1 GENE-BT05 Subcompact Board User’s Manual 5 Last Updated: September 16, 2015...
  • Page 2 AAEON assumes no liabilities resulting from errors or omissions in this document, or from the use of the information contained herein. AAEON reserves the right to make changes in the product design without notice to its users.
  • Page 3 Acknowledgement All other products’ name or trademarks are properties of their respective owners. ® Microsoft Windows is a registered trademark of Microsoft Corp.  ITE is a trademark of Integrated Technology Express, Inc.  IBM, PC/AT, PS/2, and VGA are trademarks of International Business Machines ...
  • Page 4 Before setting up your product, please make sure the following items have been shipped: Item Quantity Product DVD for manual (in PDF) and drivers  GENE-BT05  If any of these items are missing or damaged, please contact your distributor or sales representative immediately. Preface...
  • Page 5 (if any), its specifications, dimensions, jumper/connector settings/definitions, and driver installation instructions (if any), to facilitate users in setting up their product. Users may refer to the AAEON.com for the latest version of this document. Preface...
  • Page 6 Safety Precautions Please read the following safety instructions carefully. It is advised that you keep this manual for future references All cautions and warnings on the device should be noted. Make sure the power source matches the power rating of the device. Position the power cord so that people cannot step on it.
  • Page 7 If any of the following situations arises, please the contact our service personnel: Damaged power cord or plug Liquid intrusion to the device iii. Exposure to moisture Device is not working as expected or in a manner as described in this manual The device is dropped or damaged Any obvious signs of damage displayed on the device...
  • Page 8 FCC Statement This device complies with Part 15 FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received including interference that may cause undesired operation.
  • Page 9 China RoHS Requirements (CN) 产品中有毒有害物质或元素名称及含量 AAEON Main Board/ Daughter Board/ Backplane 有毒有害物质或元素 部件名称 铅 汞 镉 六价铬 多溴联苯 多溴二苯醚 (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) 印刷电路板 × ○ ○ ○ ○ ○ 及其电子组件 外部信号 × ○ ○ ○ ○ ○...
  • Page 10 China RoHS Requirement (EN) Poisonous or Hazardous Substances or Elements in Products AAEON Main Board/ Daughter Board/ Backplane Poisonous or Hazardous Substances or Elements Hexavalent Polybrominated Polybrominated Component Lead Mercury Cadmium Chromium Biphenyls Diphenyl Ethers (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) PCB &...

  • Page 11: Table Of Contents

    Table of Contents Chapter 1 - Product Specifications ..................1 Specifications ......................2 Chapter 2 – Hardware Information ..................5 Dimensions ....................... 6 Jumpers and Connectors ..................10 List of Jumpers ....................... 14 2.3.1 LVDS Port Backlight Inverter VCC Selection (JP1) ....15 2.3.2 LVDS Port Backlight Lightness Control Mode Selection (JP3) 2.3.3...
  • Page 12 2.4.10 LPC Port (CN11) ................28 2.4.11 COM Port 2 (CN12) ............... 29 2.4.12 LPT Port (CN13)................31 2.4.13 COM Port 3 (CN14) ............... 33 2.4.14 COM Port 4 (CN15) ............... 35 2.4.15 Digital I/O Port (CN16) ..............36 2.4.16 USB 2.0 Port 3 (CN17)..............
  • Page 13 3.4.1 Advanced: Power Management ..........56 3.4.1.1 Power Management: S5 RTC Wake Settings ....58 3.4.2 Advanced: Super IO Configuration ..........60 3.4.3 Advanced: Super IO Configuration Serial Port 1 Configuration 3.4.4 Advanced: Super IO Configuration Serial Port 2 Configuration 3.4.5 Advanced: Super IO Configuration Serial Port 3 Configuration 3.4.6...
  • Page 14 3.5.2.2 South Bridge: PCI Express Configuration ...... 86 Setup submenu: Security ..................87 Setup submenu: Boot ................... 89 Setup submenu: Save & Exit ................90 Chapter 4 – Drivers Installation .................... 91 Product CD/DVD ....................92 Appendix A - Watchdog Timer Programming ..............100 Watchdog Timer Registers ................

  • Page 15: Chapter 1 - Product Specifications

    Chapter 1 Chapter 1 - Product Specifications...

  • Page 16: Specifications

    Specifications System ® Intel Atom E3825/ E3845 Processor  ® ® Intel Celeron N2807/ N2930/ J1900 Processor SoC 204-pin DDR3L 1066/1333 MHz SODIMM x 1, System Memory  up to 8GB ® Intel Atom and Celeron® Processor SoC Chipset  Fintek F81866D I/O Chipset ...
  • Page 17 0.4 kg (0.88 lb) Gross Weight  -40 ~ 85°C (-40 ~ 185°F) for E3825 Operating Temperature  0 ~ 60°C (32 ~ 140°F) -40 ~ 80°C (-40 ~ 176°F) Storage Temperature  0 ~ 90% Relative Humidity, Non-Condensing Operation Humidity ...
  • Page 18 Line-in Audio  Line-out Mic-in Touchscreen Support 4/5/8-wire resistive touch screen  (optional) Note: Audio may not function properly in harsh environments Chapter 1 – Product Specifications...

  • Page 19: Chapter 2 - Hardware Information

    Chapter 2 Chapter 2 – Hardware Information...

  • Page 20: Dimensions

    Dimensions Standard Version (Component Side) Chapter 2 – Hardware Information...
  • Page 21 Standard Version (Solder Side) Chapter 2 – Hardware Information...
  • Page 22 Advanced Version (Component Side) Chapter 2 – Hardware Information...
  • Page 23 Advanced Version (Solder Side) Chapter 2 – Hardware Information...

  • Page 24: Jumpers And Connectors

    Jumpers and Connectors Standard Version (Component Side) Chapter 2 – Hardware Information...
  • Page 25 Standard Version (Solder Side) Chapter 2 – Hardware Information...
  • Page 26 Advanced Version (Component Side) Chapter 2 – Hardware Information...
  • Page 27 Advanced Version (Solder Side) Chapter 2 – Hardware Information...

  • Page 28: List Of Jumpers

    List of Jumpers Please refer to the table below for all of the board’s jumpers that you can configure for your application Label Function LVDS Port Backlight Inverter VCC Selection LVDS Port Backlight Lightness Control Mode Selection LVDS Port Operating VDD Selection COM3 Pin8 Function Selection COM2 Pin8 Function Selection JP17...

  • Page 29: Lvds Port Backlight Inverter Vcc Selection (Jp1)

    2.3.1 LVDS Port Backlight Inverter VCC Selection (JP1) 1 2 3 1 2 3 +12 V +5 V (Default) Function +12V +5V (Default) 2.3.2 LVDS Port Backlight Lightness Control Mode Selection (JP3) 1 2 3 1 2 3 PWM Mode VR Mode (Default) Function VR Mode (Default)

  • Page 30: Com3 Pin8 Function Selection (Jp8)

    Function +5 V +3.3 V (Default) 2.3.4 COM3 Pin8 Function Selection (JP8) +12 V Ring (Default) +5 V Function +12 V Ring (Default) +5 V 2.3.5 COM2 Pin8 Function Selection (JP9) +12 V Ring (Default) +5 V Function +12 V Ring (Default) +5 V Chapter 2 –...

  • Page 31: Auto Power Button Enable/Disable Selection (Jp17)

    2.3.6 Auto Power Button Enable/Disable Selection (JP17) 1 2 3 1 2 3 Enable (Default) Disable Function Disable Enable (Default) Note: When disabled, use power button JP19 (1-2) to power on the system 2.3.7 Front Panel Connector (JP19) Function PWR_BTN- PWR_BTN+ HDD_LED- HDD_LED+...

  • Page 32: Touchscreen 4,5,8 Wire Selection (Jp20)

    2.3.8 Touchscreen 4,5,8 Wire Selection (JP20) 1 2 3 1 2 3 4/8 Wires Mode (Default) 5 Wires Mode Function JP20 4/8 Wires Mode (Default) 5 Wires Mode 2.3.9 Clear CMOS Jumper (JP21) 1 2 3 1 2 3 Clear CMOS Normal (Default) Function JP20...

  • Page 33: List Of Connectors

    List of Connectors Please refer to the table below for all of the board’s connectors that you can configure for your application Label Function +5VSB Output w/SMBus LVDS Port Inverter / Backlight Connector +5V Output for SATA HDD External +5VSB Input SATA Port External +12V Input LVDS Port...
  • Page 34 CN26 LAN (RJ-45) Port2 CN27 LAN (RJ-45) Port1 CN28 COM Port 1 (D-SUB 9) CN29 HDMI Port CN30 VGA Port CN31 Battery CN33 CFast Slot CN34 DDR3L SO-DIMM Slot CN35 UIM Card Socket CN37 MiniCard Slot (Full-MiniCard) Chapter 2 – Hardware Information...

  • Page 35: 5Vsb Output W/Smbus (Cn1)

    2.4.1 +5VSB Output w/SMBus (CN1) SMB_DATA SMB_CLK PS_ON# +5VSB Pin Name Signal Type Signal Level SMB_DATA +3.3V SMB_CLK +3.3V PS_ON# +5VSB 2.4.2 LVDS Port Inverter / Backlight Connector (CN3) BLK_PWR BKL_CONTROL BKL_ENABLE Chapter 2 – Hardware Information...

  • Page 36: Output For Sata Hdd (Cn4)

    Pin Name Signal Type Signal Level BKL_PWR +5V / +12V BKL_CONTROL BKL_ENABLE +3.3V Note 1: LVDS BKL_PWR can be set to +5V or +12V by JP1. Note 2: LVDS BKL_CONTROL can be set by JP3. 2.4.3 +5V Output for SATA HDD (CN4) Pin Name Signal Type Signal Level...

  • Page 37: Sata Port (Cn6)

    +5VSB 2.4.5 SATA Port (CN6) Pin 1 Pin 7 Pin Name Signal Type Signal Level SATA_TX+ DIFF SATA_TX- DIFF SATA_RX- DIFF SATA_RX+ DIFF 2.4.6 External +12V Input (CN7) +12V GND Pin Name Signal Type Signal Level +12V +12V Chapter 2 – Hardware Information...

  • Page 38: Lvds Port (Cn8)

    2.4.7 LVDS Port (CN8) PIN 29 PIN 30 PIN 1 PIN 2 Pin Name Signal Type Signal Level BKL_ENABLE BKL_CONTROL LCD_PWR +3.3V/+5V LVDS_A_CLK- DIFF LVDS_A_CLK+ DIFF LCD_PWR +3.3V/+5V LVDS_DA0- DIFF LVDS_DA0+ DIFF LVDS_DA1- DIFF LVDS_DA1+ DIFF LVDS_DA2- DIFF LVDS_DA2+ DIFF LVDS_DA3- DIFF LVDS_DA3+...

  • Page 39: Audio I/O Port (Cn9)

    DDC_DATA +3.3V DDC_CLK +3.3V LVDS_DB0- DIFF LVDS_DB0+ DIFF LVDS_DB1- DIFF LVDS_DB1+ DIFF LVDS_DB2- DIFF LVDS_DB2+ DIFF LVDS_DB3- DIFF LVDS_DB3+ DIFF LCD_PWR +3.3V/+5V LVDS_B_CLK- DIFF LVDS_B_CLK+ DIFF Note: LVDS LCD_PWR can be set to +3.3V or +5V by JP4. 2.4.8 Audio I/O Port (CN9) MIC_L MIC_R GND_AUDIO...

  • Page 40: Minicard Slot (Half-Minicard) (Cn10)

    LINE_L_IN LINE_R_IN GND_AUDIO LEFT_OUT GND_AUDIO RIGHT_OUT +5V_AUDIO 2.4.9 MiniCard Slot (Half-MiniCard) (CN10) Pin Name Signal Type Signal Level PCIE_WAKE# +3.3VSB +3.3V +1.5V +1.5V PCIE_CLK_REQ# PCIE_REF_CLK- DIFF PCIE_REF_CLK+ DIFF Chapter 2 – Hardware Information...
  • Page 41 W_DISABLE# +3.3V PCIE_RST# +3.3V PCIE_RX- DIFF +3.3VSB +3.3V PCIE_RX+ DIFF +1.5V +1.5V SMB_CLK +3.3V PCIE_TX- DIFF SMB_DATA +3.3V PCIE_TX+ DIFF USB_D- DIFF USB_D+ DIFF +3.3VSB +3.3V +3.3VSB +3.3V Chapter 2 – Hardware Information...

  • Page 42: Lpc Port (Cn11)

    +1.5V +1.5V +3.3VSB +3.3V Note 1: CN10 can be selected for Mini-Card or mSATA by changing BOM. Note 2: You can choose the function either from mSATA or from CFast on the motherboard 2.4.10 LPC Port (CN11) LAD0 LAD1 LAD2 LAD3 +3.3V LFRAME#...

  • Page 43: Com Port 2 (Cn12)

    LFRAME# LRESET# +3.3V LCLK LDRQ0 LDRQ1 SERIRQ +3.3V 2.4.11 COM Port 2 (CN12) RI/+5V/+12V RS-232 Pin Name Signal Type Signal Level ± 5V ± 5V ± 5V RI/+5V/+12V IN/ PWR +5V/+12V Chapter 2 – Hardware Information...
  • Page 44 RS422_TX- RS422_TX+ RS422_RX+ RS422_RX- NC/+5V/+12V RS-422 Pin Name Signal Type Signal Level RS422_TX- ± 5V RS422_TX+ ± 5V RS422_RX+ RS422_RX- NC/+5V/+12V +5V/+12V Note 1: COM2 RS-232/422/485 can be set by BIOS setting. Default is RS-232. Note 2: Pin 8 function can be set by JP9. RS485_D- RS485_D+ NC/+5V/+12V...

  • Page 45: Lpt Port (Cn13)

    RS-485 Pin Name Signal Type Signal Level RS485_D- ± 5V RS485_D+ ± 5V NC/+5V/+12V +5V/+12V 2.4.12 LPT Port (CN13) DIO Mode STROBE# AFD# ERROR# DIO0 PRINT# DIO1 SLIN# DIO2 DIO3 ACK# DIO7 BUSY DIO6 DIO5 SLCT DIO4 Pin Name Signal Type Signal Level STROBE# AFD#...
  • Page 46 SLIN# ACK# BUSY SLCT Chapter 2 – Hardware Information...

  • Page 47: Com Port 3 (Cn14)

    2.4.13 COM Port 3 (CN14) RI/+5V/+12V RS-232 Pin Name Signal Type Signal Level ± 5V ± 5V ± 5V RI/+5V/+12V IN/ PWR +5V/+12V RS422_TX- RS422_TX+ RS422_RX+ RS422_RX- NC/+5V/+12V Chapter 2 – Hardware Information...
  • Page 48 RS-422 Pin Name Signal Type Signal Level RS422_TX- ± 5V RS422_TX+ ± 5V RS422_RX+ RS422_RX- NC/+5V/+12V +5V/+12V Note 1: COM3 RS-232/422/485 can be set by BIOS setting. Default is RS-232. Note 2: Pin 8 function can be set by JP8. RS485_D- RS485_D+ NC/+5V/+12V...

  • Page 49: Com Port 4 (Cn15)

    NC/+5V/+12V +5V/+12V 2.4.14 COM Port 4 (CN15) Pin Name Signal Type Signal Level ± 9V ± 9V ± 9V Chapter 2 – Hardware Information...

  • Page 50: Digital I/O Port (Cn16)

    2.4.15 Digital I/O Port (CN16) DIO0 DIO1 DIO2 DIO3 DIO4 DIO5 DIO6 DIO7 Pin Name Signal Type Signal Level DIO0 DIO1 DIO2 DIO3 DIO4 DIO5 DIO6 DIO7 2.4.16 USB 2.0 Port 3 (CN17) USB3_D+ USB3_D- + 5VSB Pin Name Signal Type Signal Level +5VSB Chapter 2 –...

  • Page 51: Usb 2.0 Port 2 (Cn18)

    USB3_D- DIFF USB3_D+ DIFF 2.4.17 USB 2.0 Port 2 (CN18) USB2_D+ USB2_D- + 5VSB Pin Name Signal Type Signal Level +5VSB USB2_D- DIFF USB2_D+ DIFF 2.4.18 BIOS Debug Port (CN19) PIN1 PIN2 PIN3 PIN4 PIN5 PIN6 PIN7 PIN8 Pin Name Signal Type Signal Level +3.3VSB...

  • Page 52: Ps/2 Keyboard/Mouse Combo Port (Cn22)

    SPI_CS SPI_CLK SPI_MISO SPI_MOSI 2.4.19 PS/2 Keyboard/Mouse Combo Port (CN22) KB_DATA KB_CLK +5VSB MS_CLK MS_DATA Pin Name Signal Type Signal Level KB_ DATA KB_CLK +5VSB MS_DATA MS_CLK Chapter 2 – Hardware Information...

  • Page 53: Touchscreen Connector (Cn23)

    2.4.20 Touchscreen Connector (CN23) 8 Wires 4 Wires 5 Wires TOP EXCITE UL(Y) BOTTOM UR(H) BOTTOM EXCITE LEFT EXCITE LEFT LL(L) RIGHT EXCITE RIGHT LR(X) TOP SENSE SENSE(S) BOTTOM SENSE LEFT SENSE RIGHT SENSE Pin Name Signal Type Signal Level BOTTOM LEFT RIGHT...
  • Page 54 4 Wires 5 Wires UL(Y) BOTTOM UR(H) LEFT LL(L) RIGHT LR(X) SENSE(S) Pin Name Signal Type Signal Level UL(Y) UR(H) LL(L) LR(X) SENSE(S) Note: Touch mode can be set by JP20 8 Wires 4 Wires TOP EXCITE BOTTOM EXCITE BOTTOM LEFT EXCITE LEFT RIGHT...

  • Page 55: Cpu Fan (Optional) (Cn24)

    Pin Name Signal Type Signal Level TOP EXCITE BOTTOM EXCITE LEFT EXCITE RIGHT EXCITE TOP SENSE BOTTOM SENSE LEFT SENSE RIGHT SENSE 2.4.21 CPU FAN (Optional) (CN24) FAN_TAC FAN_POWER Pin Name Signal Type Signal Level FAN_POWER +12V FAN_TAC 2.4.22 USB Ports 0 and 1 (CN25) Port 1 11 12 13 Port 0...

  • Page 56: Lan (Rj-45) Port2 (Cn26)

    Pin Name Signal Type Signal Level +5VSB USB0_D- DIFF USB0_D+ DIFF USB0_SSRX− DIFF USB0_SSRX+ DIFF USB0_SSTX− DIFF USB0_SSTX+ DIFF +5VSB USB1_D- DIFF USB1_D+ DIFF Note: Only Port0 supports USB 3.0. 2.4.23 LAN (RJ-45) Port2 (CN26) ACT/LINK SPEED Chapter 2 – Hardware Information...

  • Page 57: Lan (Rj-45) Port1 (Cn27)

    Pin Name Signal Type Signal Level MDI0+ DIFF MDI0- DIFF MDI1+ DIFF MDI2+ DIFF MDI2- DIFF MDI1- DIFF MDI3+ DIFF MDI3- DIFF 2.4.24 LAN (RJ-45) Port1 (CN27) ACT/LINK SPEED Pin Name Signal Type Signal Level MDI0+ DIFF MDI0- DIFF MDI1+ DIFF MDI2+ DIFF...

  • Page 58: Com Port 1 (D-Sub 9) (Cn28)

    2.4.25 COM Port 1 (D-SUB 9) (CN28) Pin Name Signal Type Signal Level ± 9V ± 9V ± 9V 2.4.26 HDMI Port (CN29) Pin Name Signal Type Signal Level TMDS_DAT2+ DIFF TMDS_DAT2- DIFF TMDS_DAT1+ DIFF TMDS_DAT1- DIFF TMDS_DAT0+ DIFF Chapter 2 – Hardware Information...

  • Page 59: Vga Port (Cn30)

    TMDS_DAT0- DIFF TMDS_CLK+ DIFF TMDS_CLK- DIFF DDC_CLK DDC_DATA HPLG_DETECT Note: COM port1 can be selected for D-SUB9 or Wafer BOX connector (CN20) 2.4.27 VGA Port (CN30) Pin Name Signal Type Signal Level GREEN BLUE RED_GND_RTN GREEN_GND_RTN Chapter 2 – Hardware Information...

  • Page 60: Battery (Cn31)

    BLUE_GND_RTN CRT_PLUG# DDC_DATA HSYNC VSYNC DDC_CLK 2.4.28 Battery (CN31) Pin Name Signal Type Signal Level +3.3V +3.3V 2.4.29 CFast Slot (CN33) Pin Name Signal Type Signal Level SATA_TX+ DIFF SATA_TX- DIFF SATA_RX- DIFF SATA_RX+ DIFF Chapter 2 – Hardware Information...

  • Page 61: Ddr3L So-Dimm Slot (Cn34)

    PC10 PC11 PC12 PC13 +3.3V +3.3V PC14 +3.3V +3.3V PC15 PC16 PC17 2.4.30 DDR3L SO-DIMM Slot (CN34) Standard Specifications 2.4.31 UIM Card Socket (CN35) Pin Name Signal Type Signal Level UIM_PWR UIM_RST UIM_CLK UIM_VPP Chapter 2 – Hardware Information...

  • Page 62: Minicard Slot (Full-Minicard) (Cn37)

    UIM_DATA 2.4.32 MiniCard Slot (Full-MiniCard) (CN37) Pin Name Signal Type Signal Level PCIE_WAKE# +3.3VSB +3.3V +1.5V +1.5V PCIE_CLK_REQ# UIM_PWR UIM_DATA PCIE_REF_CLK- DIFF UIM_CLK PCIE_REF_CLK+ DIFF UIM_RST UIM_VPP W_DISABLE# +3.3V PCIE_RST# +3.3V Chapter 2 – Hardware Information...
  • Page 63 PCIE_RX- DIFF +3.3VSB +3.3V PCIE_RX+ DIFF +1.5V +1.5V SMB_CLK +3.3V PCIE_TX- DIFF SMB_DATA +3.3V PCIE_TX+ DIFF USB_D- DIFF USB_D+ DIFF +3.3VSB +3.3V +3.3VSB +3.3V +1.5V +1.5V Chapter 2 – Hardware Information...
  • Page 64 +3.3VSB +3.3V Chapter 2 – Hardware Information...

  • Page 65: Chapter 3 - Ami Bios Setup

    Chapter 3 Chapter 3 - AMI BIOS Setup...

  • Page 66: System Test And Initialization

    System Test and Initialization The board uses certain routines to perform testing and initialization. If an error, fatal or non-fatal, is encountered, a few short beeps or an error message will be outputted. The board can usually continue the boot up sequence with non-fatal errors. The system configuration verification routines check the current system configuration against the values stored in the CMOS memory.

  • Page 67: Ami Bios Setup

    AMI BIOS Setup The AMI BIOS ROM has a pre-installed Setup program that allows users to modify basic system configurations, which is stored in the battery-backed CMOS RAM and BIOS NVRAM so that the information is retained when the power is turned off. To enter BIOS Setup, press <Del>...

  • Page 68: Setup Submenu: Main

    Setup submenu: Main Delete Press ‘ ’ Key to enter Setup Chapter 3 – AMI BIOS Setup...

  • Page 69: Setup Submenu: Advanced

    Setup submenu: Advanced Chapter 3 – AMI BIOS Setup...

  • Page 70: Advanced: Power Management

    3.4.1 Advanced: Power Management Options summary: Power Mode ATX Type Optimal Default, Failsafe Default AT Type Select power supply mode Restore AC Power Last State Optimal Default, Failsafe Default Loss Power On Power Off Select AC power state when power is re-applied after a power failure Enable ACPI Auto Enable Configuration...
  • Page 71 Enables or Disables BIOS ACPI Auto Configuration Enable Enable Optimal Default, Failsafe Default Hibernation Disable Enables or Disables System ability to Hibernate (OS/S4 Sleep State). This option may be not effective with some OS Lock Legacy Enable Resources Disable Optimal Default, Failsafe Default Enables or Disables Lock of Legacy Resources Wake on Ring Enable...

  • Page 72: Power Management: S5 Rtc Wake Settings

    3.4.1.1 Power Management: S5 RTC Wake Settings Options summary: Wake system with Fixed Time Enable Disable Optimal Default, Failsafe Default Wake up hour Wake up minute Wake up second Wake system with Dynamic Time Enable Disable Optimal Default, Failsafe Default Chapter 3 –...
  • Page 73 Wake up minute increase 0 Select RTC wake mode Chapter 3 – AMI BIOS Setup...

  • Page 74: Advanced: Super Io Configuration

    3.4.2 Advanced: Super IO Configuration Chapter 3 – AMI BIOS Setup...

  • Page 75: Advanced: Super Io Configuration Serial Port 1 Configuration

    3.4.3 Advanced: Super IO Configuration Serial Port 1 Configuration Chapter 3 – AMI BIOS Setup...

  • Page 76: Advanced: Super Io Configuration Serial Port 2 Configuration

    3.4.4 Advanced: Super IO Configuration Serial Port 2 Configuration Chapter 3 – AMI BIOS Setup...

  • Page 77: Advanced: Super Io Configuration Serial Port 3 Configuration

    3.4.5 Advanced: Super IO Configuration Serial Port 3 Configuration Chapter 3 – AMI BIOS Setup...

  • Page 78: Advanced: Super Io Configuration Serial Port 4 Configuration

    3.4.6 Advanced: Super IO Configuration Serial Port 4 Configuration Chapter 3 – AMI BIOS Setup...

  • Page 79: Advanced: Parallel Port Configuration

    3.4.7 Advanced: Parallel Port Configuration Options summary: Serial Port Disabled Enabled Default Allows BIOS to En/Disable correspond serial port. Change Settings Auto Default (Serial Port 1) IO=3F8h; IRQ=4; IO=3F8h; IRQ=3,4,5,6,7,9,10,11,12; IO=2F8h; IRQ=3,4,5,6,7,9,10,11,12; IO=3E8h; IRQ=3,4,5,6,7,9,10,11,12; IO=2E8h; IRQ=3,4,5,6,7,9,10,11,12; Chapter 3 – AMI BIOS Setup...
  • Page 80 Allows BIOS to Select Serial Port resource. Change Settings Auto Default (Serial Port 2) IO=2F8h; IRQ=3; IO=3F8h; IRQ=3,4,5,6,7,9,10,11,12; IO=2F8h; IRQ=3,4,5,6,7,9,10,11,12; IO=3E8h; IRQ=3,4,5,6,7,9,10,11,12; IO=2E8h; IRQ=3,4,5,6,7,9,10,11,12; Working model RS232 Default RS422 RS485 Select Working model Change Settings Auto Default (Serial Port 3) IO=3E8h;...
  • Page 81 Allows BIOS to Select Serial Port resource. Smart Fan Function Enable Disable Optimal Default, Failsafe Default Enable or Disable Smart Fan Chapter 3 – AMI BIOS Setup...

  • Page 82: Advanced: Smart Fan

    3.4.8 Advanced: Smart Fan Options summary: Fan 1 Smart Fan Control Manual RPM Mode Manual Duty Mode Auto RPM Mode Auto Duty-Cycle Optimal Default, Failsafe Mode Default Smart Fan Mode Select Chapter 3 – AMI BIOS Setup...

  • Page 83: Advanced: Digital Io

    3.4.9 Advanced: Digital IO Options summary: Type Output Input Help for Digital IO Level Help for Digital IO Chapter 3 – AMI BIOS Setup...

  • Page 84: Advanced: H/W Monitor

    3.4.10 Advanced: H/W Monitor Chapter 3 – AMI BIOS Setup...

  • Page 85: Advanced: Cpu Configuration

    3.4.11 Advanced: CPU Configuration Options summary: Intel Virtualization Disabled Technology Enabled Optimal Default, Failsafe Default When enabled, a VMM can utilize the additional hardware capabilities provided by Vander pool Technology Chapter 3 – AMI BIOS Setup...

  • Page 86: Advanced: Cpu Configuration Socket 0 Cpu Information

    3.4.12 Advanced: CPU Configuration Socket 0 CPU Information Chapter 3 – AMI BIOS Setup...

  • Page 87: Advanced: Sata Configuration

    3.4.13 Advanced: SATA Configuration Options summary: SATA Mode Default AHCI IDE: Configure SATA controllers as legacy IDE AHCI: Configure SATA controllers to operate in AHCI mode En/Disable SATA Port Chapter 3 – AMI BIOS Setup...

  • Page 88: Advanced: Csm Configuration

    3.4.14 Advanced: CSM Configuration Chapter 3 – AMI BIOS Setup...

  • Page 89: Advanced: Trusted Computing

    3.4.15 Advanced: Trusted Computing Chapter 3 – AMI BIOS Setup...

  • Page 90: Advanced: Usb Configuration

    3.4.16 Advanced: USB Configuration Options summary: Legacy USB Support Enabled Optimal Default, Failsafe Default Disabled Auto Enables BIOS Support for Legacy USB Support. When enabled, USB can be functional in legacy environment like DOS. AUTO option disables legacy support if no USB devices are connected Device Name (Emulation Type) Auto Optimal Default,...
  • Page 91 Floppy Forced FDD Hard Disk CDROM If Auto. USB devices less than 530MB will be emulated as Floppy and remaining as Floppy and remaining as hard drive. Forced FDD option can be used to force a HDD formatted drive to boot as FDD(Ex. ZIP drive) Chapter 3 –...

  • Page 92: Advanced: Touch Device

    3.4.17 Advanced: Touch Device Options summary: Touch Device Enabled Optimal Default, Failsafe Default Disabled Chapter 3 – AMI BIOS Setup...

  • Page 93: Setup Submenu: Chipset

    Setup submenu: Chipset Chapter 3 – AMI BIOS Setup...

  • Page 94: Chipset: Host Bridge

    3.5.1 Chipset: Host Bridge Chapter 3 – AMI BIOS Setup...

  • Page 95: Host Bridge: Igd - Lcd Control

    3.5.1.1 Host Bridge: IGD – LCD Control Options summary: LVDS Enable/Disable Enable Disable Default LVDS Enable/Disable LCD Panel Type 1024x768 24Bit Default Select LCD panel used by internal Graphics Device by selecting the appropriate setup item. Backlight Controller 100% Chapter 3 – AMI BIOS Setup...
  • Page 96 Default Adjust backlight brightness Chapter 3 – AMI BIOS Setup...

  • Page 97: Chipset: South Bridge

    3.5.2 Chipset: South Bridge Chapter 3 – AMI BIOS Setup...

  • Page 98: South Bridge: Azallia Hd Audio

    3.5.2.1 South Bridge: Azallia HD Audio Azalia HD Audio Disabled HD Audio Optimal Default, Failsafe Default Enabling/Disabling HD Audio controller. Chapter 3 – AMI BIOS Setup...

  • Page 99: South Bridge: Usb Configuration

    3.5.2.2 South Bridge: USB Configuration Chapter 3 – AMI BIOS Setup...

  • Page 100: South Bridge: Pci Express Configuration

    3.5.2.2 South Bridge: PCI Express Configuration Options summary: PCI Express Root Port 0 Disabled Enabled Optimal Default, Failsafe Default Enabling/Disabling PCI Express root ports PCI Express Root Port x Disabled Enabled Auto Optimal Default, Failsafe Default Enabling/Disabling PCI Express root ports Chapter 3 –...

  • Page 101: Setup Submenu: Security

    Setup submenu: Security Change User/Administrator Password You can set a User Password once an Administrator Password is set. The password will be required during boot up, or when the user enters the Setup utility. Please Note that a User Password does not provide access to many of the features in the Setup utility.
  • Page 102 Removing the Password Highlight this item and type in the current password. At the next dialog box press Enter to disable password protection. Chapter 3 – AMI BIOS Setup...

  • Page 103: Setup Submenu: Boot

    Setup submenu: Boot Options summary: Quiet Boot Disabled Enabled Default En/Disable showing boot logo. Launch 8111E PXE OpROM Disabled Default Enabled En/Disable PXE boot for 8111E LAN Chapter 3 – AMI BIOS Setup...

  • Page 104: Setup Submenu: Save & Exit

    Setup submenu: Save & Exit Chapter 3 – AMI BIOS Setup...

  • Page 105: Chapter 4 - Drivers Installation

    Chapter 4 Chapter 4 – Drivers Installation...

  • Page 106: Product Cd/Dvd

    Product CD/DVD The GENE-BT05 comes with a product DVD that contains all the drivers and utilities you need to setup your product. Insert the DVD and follow the steps in the autorun program to install the drivers. In case the program does not start, follow the sequence below to install the drivers.
  • Page 107 Open the .exe file in the folder Follow the instructions Drivers will be installed automatically Step 5 – Install TXE Drivers Open the Step5 - TXE folder select your OS Open the .exe file in the folder Follow the instructions Drivers will be installed automatically Step 6 –...
  • Page 108 Step 9 – Install USB 3.0 Driver (Windows 7 only) Open the Step9 - USB3.0 folder followed by the Setup.exe file Follow the instructions Drivers will be installed automatically Step 10 – Install Serial Port Driver (Optional) For Windows 7: Change User Account Control settings to Never notify Chapter 4 –...
  • Page 109 Reboot and log in as administrator Chapter 4 – Driver Installation...
  • Page 110 Run patch.bat as administrator Chapter 4 – Driver Installation...
  • Page 111 For Windows 8/ Windows 10: Open the Apps Screen, right click on the Command Prompt tile and select Run as Administrator Chapter 4 – Driver Installation...
  • Page 112 To install the driver (patch.bat), you will first have to locate the file in command prompt. To do that, first go to the directory which contains the file by entering <drive letter>: eg. if the driver is in D drive, enter D: You are now at the directory containing the installation file.
  • Page 113 Chapter 4 – Driver Installation...

  • Page 114: Appendix A - Watchdog Timer Programming

    Appendix A Appendix A - Watchdog Timer Programming...

  • Page 115: Watchdog Timer Registers

    A.1 Watchdog Timer Registers Table 1 : Watch dog relative IO address I/O Base Default Value Note Address 0xA00 I/O Base address for Watchdog operation. This address is assigned by SIO LDN7, register 0x60‐0x61. Table 2 : Watchdog relative register table Register Offset BitNum...
  • Page 116 Output Signal 0x05 0: Level Type 1: Pulse Must set this bit to 1 Watchdog 0x05 0: Disable Timer Enable 1: Enable Timeout Status 0x05 1: timeout occurred. Write a 1 to clear timeout status Timer Counter 0x06 Time of watchdog timer (0~255) Appendix A –...

  • Page 117: Watchdog Sample Program

    A.2 Watchdog Sample Program *********************************************************************// WDT I/O operation relative definition (Please reference to Table 1) #define WDTAddr 0xA00 // WDT I/O base address Void WDTWriteByte(byte Register, byte Value); byte WDTReadByte(byte Register); Void WDTSetReg(byte Register, byte Bit, byte Val); // Watch Dog relative definition (Please reference to Table 2) #define DevReg 0x00 // Device configuration register #define WDTRstBit 0x80 // Watchdog WDTRST# (Bit7) #define WDTRstVal 0x80 // Enabled WDTRST#...
  • Page 118 // (boolean)Unit : Select time unit(0: second, 1: minute). AaeonWDTConfig(Counter, Unit); // Procedure : AaeonWDTEnable // This procudure will enable the WDT counting. WDTSetBit(TimerReg, PSWidthBit, PSWidthVal); // Watchdog WDTRST# Enable WDTSetBit(DevReg, WDTRstBit, WDTRstVal); VOID WDTClearTimeoutStatus(){ WDTSetBit(TimerReg, StatusBit, 1); ********************************************************************* ********************************************************************* VOID WDTWriteByte(byte Register, byte Value){ IOWriteByte(WDTAddr+Register, Value);...

  • Page 119: Appendix B - I/O Information

    Appendix B Appendix B - I/O Information...

  • Page 120: I/O Address Map

    I/O Address Map Appendix B – I/O Information...

  • Page 121: Memory Address Map

    Memory Address Map Appendix B – I/O Information...

  • Page 122: Irq Mapping Chart

    IRQ Mapping Chart Appendix B – I/O Information...
  • Page 123 Appendix B – I/O Information...
  • Page 124 Appendix B – I/O Information...

  • Page 125: Dma Channel Assignments

    DMA Channel Assignments Appendix B – I/O Information...

  • Page 126: Appendix C - Mating Connectors

    Appendix C Appendix C – Mating Connectors...

  • Page 127: List Of Mating Connectors And Cables

    +12V Vin Power Molex 19211-0003 170204010R Connector Cable LVDS HIROSE DF13-30DS-1.25C Connector Audio Audio Molex 51021-1000 1709100254 Connector Cable AAEON CN11 SHR-12V-S-B 1703120130 Connector Cable Serial COM Port #2 CN12 Molex 51021-0900 Port 1701090150 Connector Cable Appendix C – Mating Connectors...
  • Page 128 Parallel CN13 Molex 51110-2650 Port 1701260200 Connector Cable Serial COM Port #3 CN14 Molex 51021-0900 Port 1701090150 Connector Cable Serial COM Port #4 CN15 Molex 51021-0900 Port 1701090150 Connector Cable Digital IO CN16 Molex 51110-1050 Connector USB Port #3 CN17 Molex 51021-0500 1700050207...
  • Page 129 Power External +5VSB XHP-3 170220020B Power Input Cable and PS_ON# Appendix C – Mating Connectors...

  • Page 130: Appendix D - Electrical Specifications For I/O Ports

    Appendix D Appendix D – Electrical Specifications for I/O Ports...

  • Page 131: Electrical Specifications For I/O Ports

    Electrical Specifications for I/O Ports Reference Signal Name Rate Output LVDS Port Inverter / +5V/1.5A or +5V/+12V Backlight Connector +12V/1.5A +5V Output for +5V/1A SATA HDD +3.3V/2A or LVDS Port +3.3V/+5V +5V/2A Audio I/O Port +5V/1A Mini-Card Slot +3.3VSB +3.3V/1.1A CN10 (Half-Mini Card) +1.5V...
  • Page 132 PS/2 Keyboard/Mouse CN22 +5VSB +5V/1A Combo Port CPU FAN CN24 +12V +12V/0.5A +5V/1A (per USB Ports 0 and 1 CN25 +5VSB channel) HDMI Port CN29 +5V/1A VGA Port CN30 +5V/1A (reserved) CFast Slot CN33 +3.3V +3.3V/0.5A Mini-Card Slot +3.3VSB +3.3V/1.1A CN37 (Full-Mini Card) +1.5V...

Table of Contents