Sony SDP-EP70 Service Manual page 49

Digital surround processor
Hide thumbs Also See for SDP-EP70:
Table of Contents

Advertisement

Pin Name
Pin No.
36
A13
A8
37
38
A9
A11
39
GND
40
OE
41
A10
42
43
DB8
DB7
44
DB6
45
46
DB5
DB4
47
DB3
48
DB2
49
DB1
50
51
DB0
VDD
52
53
GND
VO
54
VI
55
56
TSTIN3
PDO
57
58
MSYC
MUTO
59
60
VLDY
LRCK
61
62
BCK
SDO
63
64
DASYO
DAOUT
65
66
DAIN
67
TSTIN4
68
TSTIN5
C2F1
69
70
C2F0
C1F1
71
72
C1F0
73
DRY
DEN
74
75
ECCK
I/O
O
Address output to external RAM. Address 13
O
Address output to external RAM. Address 8
O
Address output to external RAM. Address 9
O
Address output to external RAM. Address 11
Ground
O
Output enable signal to external RAM. Active at "L"
O
Address output to external RAM. Address 10
I/O
Data terminal with external RAM. For erasure pointer
I/O
Data terminal with external RAM. Data bus 7
I/O
Data terminal with external RAM. Data bus 6
I/O
Data terminal with external RAM. Data bus 5
I/O
Data terminal with external RAM. Data bus 4
I/O
Data terminal with external RAM. Data bus 3
I/O
Data terminal with external RAM. Data bus 2
I/O
Data terminal with external RAM. Data bus 1
I/O
Data terminal with external RAM. Data bus 0
Power supply (+5V)
Ground
O
VCXO output (Not used)
VCXO input
I
I
For testing IC (Fixed at "L")
O
Phase comparator output (3-state)
O
"H" when AC-3 sync signal. For monitor (Not used)
Muting output. Muting at "H"
O
"H" when "MUTI=H" or not synchronized with AC-3
O
Parity flag output. Data is correct when "L". Data may be incorrect if "H" (Not used)
L/Rch switching clock. 48 kHz. Lch when "H" (Not used)
O
O
Bit clock. 3.072 MHz (Not used)
O
Serial data output (Not used)
O
Digital out preamble B identification signal (Not used)
O
Digital output
Digital audio interface signal input
I
Select a digital output processed inside IC by internal register setting or signal from "DAIN"
and output to "DAOUT" (Not used)
I
For testing IC (Not used)
I
C2 error correction state display. Outputs if corrected properly (Not used)
O
C2 error correction state display. Outputs number of errors at C2 (Fixed at "H")
O
C1 error correction state display. Outputs whether error is present at C1 (Fixed at "H")
O
C1 error correction state display. Outputs number of errors at C1 (Fixed at "H")
O
O
For monitoring error correction (Not used)
O
O
Error correction sector clock. 576 kHz (Not used)
– 64 –
Function

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sdp-ep90es

Table of Contents