Sharp LC-52XS1E Service Manual page 63

Lcd colour television (display)
Hide thumbs Also See for LC-52XS1E:
Table of Contents

Advertisement

3. IC6102 (VHiSii9125+-1Q)
This is an HDMI Rx, which converts the differential signals input from IC6004 into 8-bit RGBs of LVTTL.
HDMI Receiver
Pin No.
Digital Video Output Pins.
16, 15, 14, 13, 10, 9, 8, 7, 3, 2, 1,
144, 141, 140, 139, 138, 135, 134,
133, 132, 129, 128, 127, 126, 123,
122, 121, 120, 117, 116, 115, 114,
111, 110, 109, 108
19
20
21
22
5
Digital Audio Output Pins.
95
94
89
86
85
81
78
75
Configuration/Programming Pins.
102
100
34
33
29
28
27
26
105
101
35
30
98,77,76,55,82,83,84
99
Differential Signal Data Pins.
40
39
44
43
48
47
52
51
58
57
62
61
66
65
70
69
Power and Ground Pins.
12, 24, 25, 80, 91, 107, 119, 131, 143
11, 23, 79, 90, 106, 118, 130, 142
6, 18, 32, 74, 88, 104, 113, 125, 137
4, 17, 31, 73, 87, 103, 112, 124, 136
38, 42, 46, 50, 56, 60, 64, 68
36, 41, 45, 49, 53, 59, 63, 67, 71
37,54,72
92
Pin Name
I/O
36-bit Output Pixel Data Bus.
Q[35:0] is highly configurable using the VDD_CONFIG resister.
Q[35:0]
O
It supports a wide array of output formats, including multiple RGB and YCbCr bus for-
mats.
DE
O
Data enable.
HSYNC
O
Horizontal Sync Output control signal.
VSYNC
O
Vertical Sync Output control signal.
EVNODD
O
indicates Even or Odd Field for interlaced Formats.
ODCK
O
Output Data Clock.
XTALIN
I
Crystal Clock Input. 26-28.5MHz
XTALOUT
O
Crystal Clock Output.
MCLK
O
Audio Master Clock Output.
SCK
O
I2S Serial Clock Output.
WS
O
I2S Word Select Output.
SD
O
I2S Serial Data Output.
SPDIF
O
S/PDIF Audio Output.
MUTEOUT
O
Mute Audio Output.
INT
O
Interrupt Output.
RESET#
I
Reset Pin. Active LOW. 5V Tolerant.
DSCL0
I
DDCI2C Clock for Port 0. 5V Tolerant.
DSDA0
I/O
DDCI2C Data for Port 0. 5V Tolerant.
DSCL1
I
DDCI2C Clock for Port 1. 5V Tolerant.
DSDA1
I/O
DDCI2C Data for Port 1. 5V Tolerant.
CSCL
I
Configuration/Status I2C Clock. 5V Tolerant.
CSDA
I/O
Configuration/Status I2C Data. 5V Tolerant.
CI2CA
I
Local I2C Address Select. 5V Tolerant.
SCDT
O
Indicates active video at HDMI input port.
R0PWR5V
I
Port 0 Transmitter Detect. 5V Tolerant.
R1PWR5V
I
Port 1 Transmitter Detect. 5V Tolerant.
RSVDNC
-
Reserved, must be left unconnected.
RSVDL
I
Reserved, must be tied to ground.
R0XC+
I
TMDS input clock pair. HDMI Port 0.
R0XC-
I
R0X0+
I
TMDS input data pair. HDMI Port 0.
R0X0-
I
R0X1+
I
TMDS input data pair. HDMI Port 0.
R0X1-
I
R0X2+
I
TMDS input data pair. HDMI Port 0.
R0X2-
I
R1XC+
I
TMDS input clock pair. HDMI Port 1.
R1XC-
I
R1X0+
I
TMDS input data pair. HDMI Port 1.
R1X0-
I
R1X1+
I
TMDS input data pair. HDMI Port 1.
R1X1-
I
R1X2+
I
TMDS input data pair. HDMI Port 1.
R1X2-
I
CVCC18
---
Digital Logic VCC. 1.8V
CGND
---
Digital Logic ground.
IOVCC33
---
Input/Output Pin Supply. 3.3V
IOGND
---
Input/Output Pin ground.
AVCC33
---
TMDS Analog VCC. 3.3V
AGND
---
TMDS Analog ground.
AVCC18
---
TMDS Analog VCC 1.8V.
DVCC18
---
Audio clock regeneration PLL analog VCC. 1.8V
5 – 4
LC-52XS1E/RU/LC-65XS1E/RU
Pin Function

Advertisement

Table of Contents
loading

This manual is also suitable for:

Lc-65xs1e ru

Table of Contents