Table of Contents
Advertisement
www.ti.com
7.22 Antenna Interface Subsystem
The Antenna Interface Subsystem (AIF) consists of the Antenna Interface module and two SERDES
macros. The AIF relies on the performance SerDes macro (high-speed serial link) with a logic layer for the
OBSAI RP3 and CPRI protocols. The AIF is used to connect to the backplane for transmission and
reception of antenna data, as well as to additional device peripherals.
The AIF supports OBSAI/CPRI daisy chaining between DSPs:
•
OBSAI - 768Mbps, 1.536Gbps, 3.072Gbps link rates supported
•
CPRI - 614.4Mbps, 1.2288Gbps, 2.4576Gbps link rates supported
OBSAI and CPRI standards compliant antenna interface
•
6 configurable (Full Duplex) high-speed serial links in either OBSAI or CPRI modes that can support a
variety of data rates:
•
Supports star or daisy chain topologies.
•
Each link can be used for uplink or downlink.
•
Multiple slower links can be combined into faster speed links.
•
Controls Word content supplied via DSP software.
The AIF is a slave peripheral, accepting all transactions from the DMA switch fabric, providing uplink data
to device memory and transmitting downlink, delayed stream, and PIC data from device memory. Each
link of the antenna interface includes a differential receive and transmit signal pair.
PIN NAMES
AIFTXN [5:0]
OUT
AIFTXP [5:0]
OUT
AIFRXN [5:0]
AIFRXP [5:0]
7.22.1 Antenna Interface System (AIF) Register Description(s)
HEX ADDRESS
02BC 0000
02BC 0004
02BC 0008
02BC 000C
02BC 0010 - 02BC 2FFC
02BC 3000
02BC 3004
02BC 3008
02BC 300C
02BC 3010
02BC 3014
02BC 3018 - 02BC 307C
02BC 3080
02BC 3084 - 02BC 3FFC
02BC 4000
02BC 4004 - 02BC 47FC
02BC 4800
Copyright © 2008–2010, Texas Instruments Incorporated
Table 7-88. AIF Receive and Transmit Signal Pairs
I/O
NUMBER
6
6
IN
6
IN
6
Table 7-89. Antenna Interface System Registers
ACRONYM
AIF_PD
AIF_GLOBAL_CFG
AIF_EMU_CNTL
VC_BUS_ERR
-
CD_OUT_MUX_SEL_CFG
CD_CB_SRC_SEL_CFG
CD_CB_OFFSET_CFG
CD_CB_VALID_WIND_CFG
CD_DC_SRC_SEL_CFG
CD_DC_DST_SEL_CFG
-
CD_STS
-
LINK0_CFG
-
LINK1_CFG
Submit Documentation Feedback
Product Folder Link(s)
SPRS552F – OCTOBER 2008 – REVISED JULY 2010
DESCRIPTION
Antenna Interface Links 0-5 Transmit (Neg) Data Lines.
Antenna Interface Links 0-5 Transmit (Pos) Data Lines.
Antenna Interface Links 0-5 Receive (Neg) Data Lines.
Antenna Interface Links 0-5 Receive (Pos) Data Lines.
AI Peripheral ID
AI Global Configuration
AI Emulation Control
VC Bus Error Register
Reserved
Combiner - Decombiner Output Mux Select Config
Register 0
Combiner Source Select Config Register
Combiner Alignment Offset Config Register
Combiner Valid Window Config Register
Decombiner Source Select Config Register
Decombiner Destination Select Config Register
Reserved
Combiner - Decombiner Status Register
Reserved
Link 0 Configuration Register
Reserved
Link 1 Configuration Register
Peripheral Information and Electrical Specifications
:TMS320C6474
TMS320C6474
REGISTER NAME
191
Advertisement
Table of Contents
