Advanced High-Performance Dram Controller - Intel ECB-862 Series User Manual

ECB-862/862L
2.3.2

Advanced High-Performance DRAM Controller

DRAM interface synchronous or pseudosynchronous with CPU FSB speed of 133 /
100 / 66 MHz
DRAM interface may be faster than CPU by 33 MHz to allow use of PC133 with 100
MHz VIA C3, Pentium III or Pentium III-M (Tualatin) CPUs or use of PC100 with 66
MHz Celeron CPU
DRAM interface may be slower than CPU by 33 MHz to allow use of older memory
modules with a newer CPU
Concurrent CPU, AGP, and PCI access
Different DRAM timing for each bank
Dynamic Clock Enable (CKE) control for SDRAM power reduction in high speed
systems
Mixed 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs
6 banks DRAMs supported (3 modules) up to 1.5 GB (256Mb DRAM technology)
Flexible row and column addresses
64-bit data width only
3.3V DRAM interface with 5V-tolerant inputs
Programmable I/O drive capability for MA, command, and MD signals
Two-bank interleaving for 16Mbit SDRAM support
Two-bank and four bank interleaving for 64Mbit SDRAM support
Supports maximum 8-bank interleave (i.e., 8 pages open simultaneously); banks are
allocated based on LRU
Independent SDRAM control for each bank
Seamless DRAM command scheduling for maximum DRAM bus utilization
Four cache lines (16 quadwords) of CPU to DRAM write
Four cache lines of CPU to DRAM read prefetch buffers
Read around write capability for non-stalled CPU read
Speculative DRAM read before snoop result
Burst read and write operation
x-1-1-1-1-1-1-1 back-to-back accesses for SDRAM from CPU or from DRAM
controller
ECB-862/862L User's Manual 7