Table of Contents
Advertisement
S3C8275X/F8275X/C8278X/F8278X/C8274X/F8274X
P0CONL
— Port 0 Control Register (Low Byte)
Bit Identifier
Reset Value
Read/Write
Addressing Mode
.7–.6
.5–.4
.3–.2
.1–.0
.7
.6
0
0
R/W
R/W
Register addressing mode only
P0.3/T1CLK Configuration Bits
0
0
Schmitt trigger input mode (T1CLK)
0
1
N-channel open-drain output mode
1
0
Push-pull output mode
1
1
Not used for the S3C8275X/C8278X/C8274X
P0.2/INT2 Configuration Bits
0
0
Schmitt trigger input mode
0
1
N-channel open-drain output mode
1
0
Push-pull output mode
1
1
Not used for the S3C8275X/C8278X/C8274X
P0.1/INT1 Configuration Bits
0
0
Schmitt trigger input mode
0
1
N-channel open-drain output mode
1
0
Push-pull output mode
1
1
Not used for the S3C8275X/C8278X/C8274X
P0.0/INT0 Configuration Bits
0
0
Schmitt trigger input mode
0
1
N-channel open-drain output mode
1
0
Push-pull output mode
1
1
Not used for the S3C8275X/C8278X/C8274X
.5
.4
0
0
R/W
R/W
R/W
CONTROL REGISTER
E5H
Set 1, Bank 0
.3
.2
.1
0
0
0
R/W
R/W
.0
0
R/W
4-23
Advertisement
Table of Contents
