Hitachi L100DN DeviceNet Series Addendum Read This First Manual page 66

Table of Contents

Advertisement

66
Network Control and Monitoring
Polled I/O Configurations
L100DN inverters offer three host output and host input polled I/O data configurations.
These correspond to P_46 / P_47 = 20 / 70, 21 / 71, or 100 / 101. Each configuration
differs in its use of up to 4 output or 4 input words (other combinations can cause
network errors.) The DeviceNet networking example in the previous steps used the
default polled I/O configuration (P_46 = 100 and P_47 = 101). This section describes
each available polled I/O configuration
Host Output Instance Configurations – The tables below list the three configurations
for host output data (settable by P_46).
Byte
0
1
2
3
Byte
0
1
2
3
Byte
0
1
2
3
4
5
6
7
Inverter Consumed Data, (Host) Output Instance (P_46) = 20
Bit 7
Bit 6
Bit 5
Output frequency (low byte), host override for F_01 value
Output frequency (high byte), host override for F_01 value
Inverter Consumed Data, (Host) Output Instance (P_46) = 21
Bit 7
Bit 6
Bit 5
Network
Network
Refer-
Control
ence
Output frequency (low byte), host override for F_01 value
Output frequency (high byte), host override for F_01 value
Inverter Consumed Data, (Host) Output Instance (P_46) = 100
Bit 7
Bit 6
Bit 5
Network
Network
Refer-
Control
ence
Output frequency (low byte), host override for F_01 value
Output frequency (high byte), host override for F_01 value
Acceleration time (low byte), host override for F_02 value
Acceleration time (high byte), host override for F_02 value
Deceleration time (low byte), host override for F_03 value
Deceleration time (high byte), host override for F_03 value
Bit 4
Bit 3
Bit 2
Fault
Reset
Bit 4
Bit 3
Bit 2
Fault
Reset
Bit 4
Bit 3
Bit 2
Free run
Fault
Stop
Reset
Bit 1
Bit 0
FW Run
Bit 1
Bit 0
RV Run
FW Run
Bit 1
Bit 0
RV Run
FW Run

Advertisement

Table of Contents
loading

Table of Contents