Table of Contents
Advertisement
24309E—March 2002
Table 13. General AC and DC Characteristics (continued)
Symbol
Parameter Description
T
Input Time to Acquire
BIT
T
Input Time to Reacquire
RPT
T
Signal Rise Time
RISE
T
Signal Fall Time
FALL
C
Pin Capacitance
P
IN
T
Time to data valid
VALID
Notes:
1. Characterized across DC supply voltage range.
2. Values specified at nominal VCC_CORE. Scale parameters between VCC_CORE minimum and VCC_CORE maximum.
3. I
and I
are measured at V
OL
OH
4. Synchronous inputs/outputs are specified with respect to RSTCLK and RSTCK# at the pins.
5. These are aggregate numbers.
6. Edge rates indicate the range over which inputs were characterized.
7. In asynchronous operation, the signal must persist for this time to enable capture.
8. This value assumes RSTCLK period is 10 ns ==> TBIT = 2*fRST.
9. The approximate value for standard case in normal mode operation.
10. This value is dependent on RSTCLK frequency, divisors, Low Power mode, and core frequency.
11. Reassertions of the signal within this time are not guaranteed to be seen by the core.
12. This value assumes that the skew between RSTCLK and K7CLKOUT is much less than one phase.
13. This value assumes RSTCLK and K7CLKOUT are running at the same frequency, though the processor is capable of other
configurations.
14. Time to valid is for any open drain pins. See requirements 7 and 8 in Chapter 8, "Power-Up Timing Requirements," for more
information.
Chapter 7
Preliminary Information
Condition
max and V
min, respectively.
OL
OH
Electrical Data
AMD Athlon™ XP Processor Model 6 Data Sheet
Min
20.0
40.0
1.0
1.0
4
Max
Units Notes
ns
7, 8
ns
9–13
3.0
V/ns
6
3.0
V/ns
6
12
pF
100
ns
14
37
Advertisement
Table of Contents
