Table of Contents
Advertisement
AMD Athlon™ XP Processor Model 6 Data Sheet
VREFSYS Pin
ZN and ZP Pins
74
Preliminary Information
Table 22. VID[4:0] Code to Voltage Definition
VID[4:0]
VCC_CORE (V)
00000
1.850
00001
1.825
00010
1.800
00011
1.775
00100
1.750
00101
1.725
00111
1.675
01000
1.650
01001
1.625
01010
1.600
01011
1.575
01100
1.550
01101
1.525
01110
1.500
01111
1.475
For more information, see the "Required Circuits" chapter of
the AMD Athlon™ Processor-Based Motherboard Design Guide,
order# 24363.
VREFSYS (W5) drives the threshold voltage for the system bus
input receivers. The value of VREFSYS is system specific. In
addition, to minimize VCC_CORE noise rejection from
V R E F S Y S , i n c l u d e d e c o u p l i n g c a p a c i t o rs . Fo r m o re
information, see the AMD Athlon™ Processor-Based Motherboard
Design Guide, order# 24363.
ZN (AC5) and ZP (AE5) are the push-pull compensation circuit
pins. In Push-Pull mode (selected by the SIP parameter
SysPushPull asserted), ZN is tied to VCC_CORE with a resistor
that has a resistance matching the impedance Z
transmission line. ZP is tied to VSS with a resistor that has a
resistance matching the impedance Z
Pin Descriptions
VID[4:0]
VCC_CORE (V)
10000
1.450
10001
1.425
10010
1.400
10011
1.375
10100
1.350
10101
1.325
10111
1.275
11000
1.250
11001
1.225
11010
1.200
11011
1.175
11100
1.150
11101
1.125
11110
1.100
11111
No CPU
of the transmission line.
0
24309E—March 2002
of the
0
Chapter 10
Advertisement
Table of Contents
