Auxiliary Area (A); Tr (Temporary Relay) Area - Omron CP1L - 12-2007 Operation Manual

Cp1l cpu unit
Table of Contents

Advertisement

Auxiliary Area (A)

4-7
Auxiliary Area (A)
Forcing Bit Status
4-8

TR (Temporary Relay) Area

Forcing Bit Status
Examples
136
Instead, use a configuration like the one shown below.
Input
Unit
There are no restrictions in the order of using bit address or in the number of
N.C. or N.O. conditions that can be programmed.
The Auxiliary Area contains 960 words with addresses ranging from A0 to
A959). These words are preassigned as flags and control bits to monitor and
control operation.
A0 through A447 are read-only, but A448 through A959 can be read or written
from the program or the CX-Programmer.
Refer to Appendix C Auxiliary Area Allocations by Function and Appendix D
Auxiliary Area Allocations by Address for Auxiliary Area functions.
Read/write bits in the Auxiliary Area cannot be force-set and force-reset con-
tinuously.
The TR Area contains 16 bits with addresses ranging from TR0 to TR15.
These temporarily store the ON/OFF status of an instruction block for branch-
ing and are used only with mnemonics. TR bits are useful when there are sev-
eral output branches and interlocks cannot be used.
The TR bits can be used as many times as required and in any order required
as long as the same TR bit is not used twice in the same instruction block.
TR bits can be used only with the OUT and LD instructions. OUT instructions
(OUT TR0 to OUT TR15) store the ON OFF status of a branch point and LD
instructions recall the stored ON OFF status of the branch point.
TR bits cannot be changed from the CX-Programmer.
In this example, a TR bit is used when two outputs have been directly con-
nected to a branch point.
TR0
0.00
0.01
Set input
Reset input
0.02
0.03
0.04
0.05
Section 4-7
H1.00
Instruction
Operand
0.00
LD
OR
0.01
OUT
TR 0
AND
0.02
0.03
OUT
LD
TR 0
AND
0.04
OUT
0.05

Advertisement

Table of Contents
loading

Table of Contents