Ecc/Parity Mode Selection; Operation Of Ecc - Acer Altos 900 Pro User Manual

2.3.4

ECC/Parity Mode Selection

This parameter allows you to select
ECC option allows single-bit error detection and automatic correction.
The automatic correction depends on the setting of the parameter
Operation of ECC. See section 2.3.5 for details.
ECC also detects multiple-bit errors but does not correct them.
Instead, it issues a non-maskable interrupt (NMI) signaling the
operating system of the multiple-bit error detection.
The Parity option allows parity check. If it detects any parity errors,
it sets up the parity error flag in the chipset.
operating system of the parity error detection.
Fast-page mode SIMMs with parity support both ECC and parity
mode. EDO SIMMs with parity support only ECC mode.
Both the ECC and parity check features
require parity SIMMs. You must disable this
parameter if you installed SIMMs without
parity.
2.3.5

Operation of ECC

This parameter allows you to enable or disable the error correction
function. In the option
corrects any single-bit errors detected.
detected, ECC only issues an NMI to signal the operating system of
the multiple-bit error detection.
In the option Correction Disabled
and multiple-bit errors but does not correct either one. It only issues
an NMI to signal the operating system of the error detection.
This parameter is grayed if the ECC/Parity Mode Selection parameter
is set to either or
Parity
BIOS Utility
, , or
ECC Parity
Correction Enabled , ECC automatically
For multiple-bit errors
, ECC detects both single-bit
. Refer to section 2.3.4.
Disabled
. The
Disabled
This signals the
2-15