Programming Serial Flash Devices - Intel Agilex Series Configuration User Manual

Skew delay includes the following elements:
• The delay due to the differences in board traces lengths on the PCB
• The capacitance loading of the flash device
The table below lists the maximum allowable skew delay depending on the AS_CLK frequency. Intel recommends that you to
perform IBIS simulations to ensure that the skew delay does not exceed the maximum delay specified in this table.
Table 35. Maximum Skew for AS Data Pins in Nanoseconds (ns)
Symbol
T
Skew delay for
ext_skew

3.2.6. Programming Serial Flash Devices

You can program serial flash devices in-system using the Intel FPGA Download Cable II or Intel FPGA Ethernet Cable.
You have the following two in-system programming options:
• Active Serial
• JTAG
3.2.6.1. Programming Serial Flash Devices using the AS Interface
When you select AS programming the Intel Quartus Prime software or any supported third-party software programs the
configuration data directly into the serial flash device.
You must set
MSEL
-
AS_DATA0 AS_DATA3
via the AS header. If you are using the Generic Serial Flash Interface Intel FPGA IP to write the flash memory the flash device
must be connected to GPIO to access the flash device.
Intel ® Agilex ™ Configuration User Guide
110
Description
for the frequency specified
AS_DATA AS_CLK
to JTAG. When is set to JTAG, the SDM tristates the following AS pins:
MSEL
, and -
AS_nCSO0 AS_nCSO3
Frequency
166 MHz
125 MHz
115 MHz
100 MHz
<100 MHz
. The Intel Quartus Prime Programmer programs the flash memory devices
3. Intel Agilex Configuration Schemes
683673 | 2021.10.29
Min Typical Max
— — 3.6
— — 4.0
— — 4.2
— — 5.0
— — 5.0
, ,
AS_CLK AS_nRST
Send Feedback