Table of Contents
Advertisement
ADDR = 0x18C-F: Transmit MII Frames Received OK Counter
ADDR
Bit name
0x18C
0x18D
0x18E
0x18F
R/W
Value
after
reset
TX_MII_FRAMES_REC_OK[23:0] is the Transmit MII Frames Received OK counter. It is non-resetable
except that a hard or soft reset will clear it. After reaching its max value the counter starts over from zero
again.
This counter is incremented for each frame that was properly byte aligned, did not cause a FIFO error and
was received with the TX_ER inactive. That is, the INFO FIELD TX FIFO Controller checks for EBF and
no FIFO Underrun/Overflow error at the end of a frame to increment this counter.
ADDR = 0x190-0x193: Transmit MII Alignment Error Counter
ADDR
Bit name
0x190
0x191
0x192
0x193
R/W
Value
after
reset
TX_MII_ALIGN_ERR[23:0] is the Transmit MII Alignment Error counter. It is non-resetable except that a
hard or soft reset will clear it. After reaching its max value the counter starts over from zero again.
This counter is incremented by frames that contain an odd number of nibbles and do not cause a FIFO error
or a TX_ER error.
84
Bit 7
Bit 6
TX_MII_FRAMES_REC_OK [7:0]
TX_MII_FRAMES_REC_OK [15:8]
TX_MII_FRAMES_REC_OK [23:16]
Fixed 0
RO
0
Bit 7
Bit 6
TX_MII_ALIGN_ERR [7:0]
TX_MII_ALIGN_ERR [15:8]
TX_MII_ALIGN_ERR [23:16]
Fixed 0
RO
0
Bit 5
Bit 4
Bit 3
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 2
Bit 1
Bit 0
Advertisement
Table of Contents
