Table of Contents
Advertisement
Address
Bit
Type
8
R
7
R
6
R
5
R
4
R
3
R
2
R
1
R
0
R
2
15-0
R
3
15-10 R
9-4
3-0
4-10
15-0
R
11-14
15-0
R
15
15-0
R
16
15-9
R
8-0
R/W
17
15-8
R
7-0
R/W
18
15-8
R
7-0
R
19-31
15-0
R
43
Bit Name
Extended Status
Reserved
MF Preamble Suppression
Auto-Negotiation Complete
Remote Fault
Auto-Negotiation Ability
Link Status
Jabber Detect
Extended Capability
PHY Identifier
PHY Identifier
Extended Capabilities
Reserved Unused.
Extended Status
Unused
Indirect Address
Unused Fixed
Data
Unused
Master Alarm
Vendor Specific
Default value
Description
Fixed 0
No extended status information in
register 15.
Fixed 0
Fixed 0
PHY does not allow preamble to be
suppressed in management frames.
Fixed 0
Not supported.
Fixed 0
Not supported.
Fixed 0
Cannot auto-negotiate.
0
Reflects the SONET status. When
SONET is up, this bit is set.
Fixed 0
Fixed 1
Registers 2-10 supported.
Fixed 00C3h
Bits 3 to 18 of the IEEE assigned
Organizationally Unique Identifier.
Fixed 010011
Bits 19 to 24 of the IEEE assigned
Organizationally Unique Identifier.
Fixed 000010
Manufacturer's Model Number.
Fixed 0000
Revision Number.
Not supported.
Read/ Write
transactions
Unused.
ignored, MDIO
in Hi-Z
Not supported.
Fixed 0
0
Address of the internal chip register to
be written to or read from.
0
The internal chip register bus is 8 bits
wide so these bits are always 0.
0
Data read from or written to an internal
chip register.
Fixed 0
0
This is a shadow of the master alarm
chip register.
Read/ Write
Unused
Read/ Write
transactions
ignored, MDIO
in Hi-Z
Advertisement
Table of Contents
