Texas Instruments TRF7970A Manual page 75

www.ti.com
6.15.3.5.2 TX Length Byte1 Register (0x1D), TX Length Byte2 Register (0x1E)
Table 6-57 describes the TX Length Byte1 register.
Function: High 2 nibbles of complete, intended bytes to be transferred through FIFO
Register default is set to 0x00 at POR and EN = 0. It is also automatically reset at TX EOF
Bit Name
Number of complete byte
B7 Txl11
bn[11]
Number of complete byte
B6 Txl10
bn[10]
Number of complete byte
B5 Txl9
bn[9]
Number of complete byte
B4 Txl8
bn[8]
Number of complete byte
B3 Txl7
bn[7]
Number of complete byte
B2 Txl6
bn[6]
Number of complete byte
B1 Txl5
bn[5]
Number of complete byte
B0 Txl4
bn[4]
Function: Low nibbles of complete bytes to be transferred through FIFO; Information about a broken byte and number of bits to be
transferred from it
Default: 0x00 at POR and EN = 0. It is also automatically reset at TX EOF
Bit Name
Number of complete byte
B7 Txl3
bn[3]
Number of complete byte
B6 Txl2
bn[2]
Number of complete byte
B5 Txl1
bn[1]
Number of complete byte
B4 Txl0
bn[0]
Broken byte number of bits
B3 Bb2
bb[2]
Broken byte number of bits
B2 Bb1
bb[1]
Broken byte number of bits
B1 Bb0
bb[0]
B0 Bbf Broken byte flag
Copyright © 2011–2017, Texas Instruments Incorporated
Table 6-57. TX Length Byte1 Register (0x1D)
Function
High nibble of complete, intended bytes to be transmitted
Middle nibble of complete, intended bytes to be transmitted
Table 6-58. TX Length Byte2 Register (0x1E)
Function
Low nibble of complete, intended bytes to be transmitted
Number of bits in the last broken byte to be transmitted.
Valid only when broken byte flag is set.
B0 = 1 indicates that last byte is not complete 8 bits wide.
Submit Documentation Feedback
Product Folder Links:
SLOS743L – AUGUST 2011 – REVISED MARCH 2017
Table 6-58 describes the TX Length Byte2 register.
Description
Description
TRF7970A
TRF7970A
Detailed Description 75