Setting Up The Sp623 Board; Connecting The Gtp Transceivers And Reference Clocks - Xilinx SP623 Getting Started Manual

Ibert demonstration settings
Hide thumbs Also See for SP623:
Table of Contents

Advertisement

Setting Up the SP623 Board

Caution!
ESD prevention measures when handling the board.
To set up the SP623 board:
1.
2.
3.
4.
5.
6.
7.
8.

Connecting the GTP Transceivers and Reference Clocks

All GTP transceiver pins are connected to differential SMA connector pairs. The GTP
transceivers are grouped into four sets of two (referred to as Duals) which share two
differential reference clock pin-pairs.
transceiver Duals (Dual 101, Dual 123, Dual 245, and Dual 267) and their associated
reference clocks (101 Clocks, 123 Clocks, 245 Clocks, and 267 Clocks).
SP623 IBERT Getting Started Guide
UG752 (v1.0.1) January 26, 2011
The SP623 board can be damaged by electrostatic discharge (ESD). Follow standard
Install the GTP transceiver power module:
a.
Plug the module into connectors J34 and J179.
b. Remove DCPS ENABLE jumpers at J184 and J185 located on the SP623 board.
Verify the four SYSACE JTAG ENABLE jumpers are installed at locations J22, J23, J195,
and J196 on the SP623 board.
Place a jumper across pins 1–2 of the JTAG FMC BYPASS header at J162.
Enable the 200 MHz LVDS system clock by placing two jumpers (P, N) across pins 1–3
and pins 2–4 of J188.
Verify there is a 30 MHz oscillator in the SYSTEM ACE CLK oscillator socket at
location X1 on the SP623 board.
Enable the System ACE™ controller clock by placing the jumper on J4 to the ON
position.
Insert the CompactFlash memory card into the CF card connector (U24) located on the
underside of the SP623 board.
Install the SuperClock-2 module:
a.
Align the three metal standoffs on the bottom side of the module with the three
mounting holes in the CLOCK MODULE interface of the SP623 board.
b. Using three 4-40 x 0.25 inch screws, firmly screw down the module from the
bottom of the SP623 board.
c.
On the SuperClock-2 module, place a jumper across pins 1–2 (VCCO) of the
CONTROL VOLTAGE header, J18.
www.xilinx.com
Figure 2
shows the SMA locations for the GTP
Procedure
7

Advertisement

Table of Contents
loading

Table of Contents