Advanced Chipset Features - ECS RS482M-M Manual

Advanced Chipset Features

These items define critical timing parameters of the motherboard. You should leave the
items on this page at their default values unless you are very familiar with the technical
specifications of your system hardware. If you change the values incorrectly, you may
introduce fatal errors or recurring instability into your system.
Phoenix-Award WorkstationBIOS CMOS Setup Utility
DRAM Configuration
LDT & PCI Bus Control
UMA Frame Buffer Size
Aperture Size
GFX Clock Mode
x Async GFX Clock
x Async GFX Clock Source
MCLK Spread Spectrum
x
Dual-Mode Interleaving
Dynamic CKE
Video Display Devices
TV Standard
System BIOS Cacheable
: Move Enter: Select +/-/PU/PD:Value F10:Save ESC:Exit F1: General Help
F5:Previous Values
DRAM Configuration
Scroll to this item and press <Enter> to view the following screen:
Phoenix-Award WorkstationBIOS CMOS Setup Utility
Timing Mode
x
Memory Clock value or Limit DDR 400
DQS Training Control
CKE base power down mode
CKE based powerdown
Memclock tri-stating
Memory Hole Remapping
Botton of UMA DRAM [31:24]
1T/2T
: Move Enter: Select +/-/PU/PD:Value F10:Save ESC:Exit F1: General Help
F5:Previous Values
Timing Mode (Auto)
This item allows you to set up the DRAM timing nanually or automatically.
• Memory Clock value or Limit DDR 400: This item is used to set the Memory
Clock value or Limi DDR 400.
DQS Training Control (Skip DQS)
DQS training is used to palce the DQS strobe in the center of the data eye.
Advanced Chipset Features
Item Help
[Press Enter]
[Press Enter]
Menu Level
[Auto]
[128MB]
DRAM timing and
[Sync]
control
200MHz
14.318MHz OSC
Disabled
[Disabled]
[Enabled]
[Auto]
[NTSC]
[Disabled]
F6:Fail-Safe Defaults F7:Optimized Defaults
(Press Enter)
DRAM Configuration
Item Help
[Auto]
Menu Level
[Skip DQS]
[Enabled]
Auto, no user limit
[Per Channel]
MaxMenClk, limit by
[Disabled]
Memory Clock value
[Disabled]
[FC]
[default]
F6:Fail-Safe Defaults F7:Optimized Defaults
Using BIOS
37