D-Link Xstack DGS-3600 Series User Manual page 255

Gigabit ethernet managed switch
Hide thumbs Also See for Xstack DGS-3600 Series:
Table of Contents

Advertisement

Class
Flowlabel
Source IPv6 Address
Destination IPv6
Address
Click Apply to implement changes made.
To establish the rule for a previously created CPU Access Profile:
In the ACL folder, click CPU Interface Filtering to open the CPU Interface Filtering Profile Table.
In this window, the user may add a rule to a previously created CPU access profile by clicking the corresponding Add Rule
button of the entry to configure Ethernet, IP or Packet Content Mask.
Click the Add Rule button to continue on to the CPU Interface Filtering Rule Table window. A new and unique window, for
Ethernet, IP, Packet Content and IPv6 will open as shown in the examples below.
To change a rule for a previously created CPU Access Profile Rule:
The CPU Interface Filtering Rule Configuration allows the user to create a rule for a previously created CPU Access Profile.
xStack DGS-3600 Series Layer 3 Gigabit Ethernet Managed Switch
IP instructs the Switch to examine the IP address in each frame's header.
Packet Content Mask instructs the Switch to examine the packet header.
IPv6 instructs the Switch to examine the IPv6 part of each packet header.
Entering a value between 0 and 255 will instruct the Switch to examine the class field of the
IPv6 header. This class field is a part of the packet header that is similar to the Type of
Service (ToS) or Precedence bits field of IPv4.
Configuring this field, in hex form, will instruct the Switch to examine the flow label field of
the IPv6 header. This flow label field is used by a source to label sequences of packets such
as non-default quality of service or real time service packets.
The user may specify an IP address mask for the source IPv6 address by entering the IP
address mask, in hex form.
The user may specify an IP address mask for the destination IPv6 address by and entering
the IP address mask, in hex form.
Figure 10- 2 . CPU Interface Filtering Table window - Add
9
Figure 10- 3 . CPU Interface Filtering Rule Table window
0
238

Advertisement

Table of Contents
loading

Table of Contents