JVC KD-LH7R Service Manual page 45

QQ
3 7 63 1515 0
W24L010AJ-12-X(IC653):SRAM
1.Terminal layout
TE
L 13942296513
3.Pin function
Pin no. Symbol
1 NC
2 A16
3 A14
4 A12
5 A7
6 A6
7 A5
8 A4
9 A3
10 A2
11 A1
12 A0
13 I/O1
14 I/O2
www
15 I/O3
16 V
.
http://www.xiaoyu163.com
eàYGNg u5•ïVþ•Q
1 32
16 17
Function
Address inputs
Address inputs
Address inputs
Address inputs
Address inputs
Address inputs
Address inputs
Address inputs
Address inputs
Address inputs
Address inputs
Data inputs/outouts
Data inputs/outputs
Data inputs/outputs
x ao
Ground
y
SS
i
http://www.xiaoyu163.com
http://www.xiaoyu163.com
8
2.Block diagram
VDD
VSS
A0
DECODER
A16
CS2
CS1
CONTROL
OE
WE
Q Q
3 6 7 1 3
Pin no. Symbol
17 I/O4
18 I/O5
19 I/O6
20 I/O7
21 I/O8
22 CS1
23 A10
24 OE
25 A11
26 A9
27 A8
28 A13
29 WE
30 CS2
31 A15
u163
32 V
DD
.
2 9 9 4 2 8
CODE
ARRAY
I/O1
DATA I/O
I/O8
1 5 0 5 8 2 9 9 4
Function
Data inputs/output
Data inputs/outputs
Data inputs/outputs
Data input/outputs
Data inputs/outputs
Chip select inputs
Address inputs/outputs
Outputs enable input
Address inputs/outputs
Address inputs/outputs
Address inputs/outputs
Address inputs/outputs
Write enable input
Chip select inputs
m
Address inputs/outputs
co
Power supply
KD-LH7R
9 9
2 8 9 9
1-45