JVC RC-BM5 Service Manual page 23

Cd portable system
Hide thumbs Also See for RC-BM5:
Table of Contents

Advertisement

3. Pin function
Pin No.
Symbol
I/O
1
HFREF
I
2
HFIN
I
3
ISLICE
O
4
V
-
SSA1
5
V
-
DDA1
6
Iref
O
7
V
-
RIN
8
D1
I
9
D2
I
10
D3
I
11
D4
I
12
R1
I
13
R2
I
14
V
-
SSA2
15
CROUT
O
16
CRIN
I
17
V
-
DDA2
18
LN
O
19
LP
O
20
V
I
neg
21
V
I
pos
22
RN
O
23
RP
O
24
SELPLL
-
25
TEST1
I
26
CL16
O
27
DATA
O
28
WCLK
O
29
SCLK
O
30
EF
O
31
TEST2
I
32
KILL
O
33
V
-
SSD1
34
V2/V3
I/O
35
WCLI
I
36
SDI
I
37
SCLI
I
38
RESET
I
39
SDA
I/O
40
SCL
I
41
RAB
I
42
SILD
I
43
STATUS
O
44
TEST3
I
45
RCK
I
46
SUB
O
47
SFSY
O
48
SBSY
O
49
CL11/4
O
Comparator common mode input
Comparator signal input
Current feedback output from data slicer
Analog ground 1
Analog supply voltage 1
Reference current output
Reference voltage for servo ADCs
Unipolar current input 1 (central diode signal input)
Unipolar current input 2 (central diode signal input)
Unipolar current input 3 (central diode signal input)
Unipolar current input 4 (central diode signal input)
Unipolar current input 1 (satellite diode signal input)
Unipolar current input 2 (satellite diode signal input)
Analog ground 2
Crystal/resonator output
Crystal/resonator input
Analog supply voltage 2
DAC left channel differential negative output
DAC left channel differential positive output
DAC negative reference input
DAC positive reference input
DAC right channel differential negative output
DAC right channel differential positive output
Selects whether internal clock multiplier PLL is used
Test control input 1 (this pin should be tied LOW)
16.9344MHz system clock output
Serial d4(1) data output (3-state)
Word clock output (3-state)
Serial bit clock output (3-state)
C2 error flag output (3-state)
Test control input 2 (this pin should be tied LOW)
Kill output (programmable;open-drain)
Digital ground 1
Versatile I/O:versatile input 2 or versatile output 3 (open-drain)
Word clock input (for data loopback to DAC)
Serial data input (for data loopback to DAC)
Serial bit clock input (for data loopback to DAC)
Power-on reset input (active LOW)
Microcontroller interface data I/O line (IIC-bus;open-drain output)
Microcontroller interface clock line input (IIC-bus)
Microcontroller interface R/W and load control line input (4-wire bus mode)
Microcontroller interface R/W and load control line input (4-wire bus mode)
Servo interrupt request line/decoder status register output (open-drain)
Test control input 3 (this pin should be tied LOW)
Subcode clock input
P-to-W subcode bits output (3-states)
Subcode frame sync output (3-sates)
Subcode block sync output (3-sates)
11.2896 or 4.2336MHz (for microcontroller) clock output
Function
RC-BM5
1-23

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents