Table of Contents
Advertisement
0
1
1
0
4.6
A/D Status Readback Register
The A/D FIFO status can be read back from this register.
Address: BASE + 2
Attribute: read only
Data Format:
Bit
BASE+2
BASE+3
FF_EF: '0' means FIFO is empty
FF_HF: '0' means FIFO is half-full
FF_FF: '0' means FIFO is full, A/D data may have been loss
AD_BUSY:'0' means AD is busy, the A/D data has not been latched in
FIFO yet. If AD_BUSY changes from '0' to '1', A/D data is written into FIFO.
4.7
A/D Trigger Mode Control Register
This register is used to control or read back the A/D trigger control setting
and the A/D range setting.
Address: BASE + 4
Attribute: write and read
Data Format:
Bit
BASE+4
BASE+5
G0~G1: A/D range setting, read back (only)
TSSEL: Timer Pacer / Software Trigger
1: Timer Pacer Trigger
0: Software Trigger
ASCAN: Auto Scan Control
1: Auto Scan ON
0: Auto Scan OFF
20
Registers Format
10
1V
100
100mV
7
6
5
4
X
X
X
X
X
X
X
X
7
6
5
X
X
X
X
X
X
500mV
50mV
3
2
AD_BUSY
FF_FF
X
X
4
3
2
X
G1
G0
X
X
X
1V
100mV
1
0
FF_HF
FF_EF
X
X
1
0
TSSEL
ASCAN
X
X
Advertisement
Table of Contents
