Table of Contents
Advertisement
4.5.3
DEVICE RESET (X'80')
7
CM
0
DH
X
CH
X
CL
X
SN
X
SC
X
FR
X
The DEVICE RESET command resets the ODD.
When the ODD receives the DEVICE RESET command, it sets the BUSY bit to 1. After reset is
completed, the ODD sets the BUSY bit to 0. INTRQ is not asserted.
4.5.4
CHECK POWER MODE (X'98'/X'E5')
7
CM
1
1
DH
X
CH
X
CL
X
SN
X
SC
X
FR
X
The CHECK POWER MODE command sets the ODD power mode status in the SC register, then
notifies the host of the value in Table 4.24 When the drive is in sleep mode, the interface is
inactive and the ODD cannot receive this command.
4 - 28
Table 4.22 DEVICE RESET command
6
5
4
0
0
0
X
X
DRV
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Table 4.23 CHECK POWER MODE command
6
5
4
0
0
1
1
1
0
X
X
DRV
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
C156-E142-02EN
Bit
3
2
1
0
X
X
X
X
X
X
X
X
X
X
X
X
Bit
3
2
1
0
0
1
X
X
X
X
X
X
X
X
X
X
X
X
1
0
0
0
X
X
X
X
X
X
X
X
X
X
X
X
1
0
0
0
0
1
X
X
X
X
X
X
X
X
X
X
X
X
Hide quick links:
Advertisement
Table of Contents
