Table of Contents
Advertisement
Quick Links
FUJITSU SEMICONDUCTOR
DATA SHEET
ASSP
Single Serial Input
PLL Frequency Synthesizer
On-chip 2.5 GHz Prescaler
MB15E07SL
DESCRIPTION
The Fujitsu MB15E07SL is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 2.5 GHz prescaler.
The 2.5 GHz prescaler has a dual modulus division ratio of 32/33 or 64/65 enabling pulse swallowing operation.
The supply voltage range is between 2.4 V and 3.6 V. The MB15E07SL uses the latest BiCMOS process, as a
result the supply current is typically 3.5 mA at 2.7 V. A refined charge pump supplies well-balanced output currents
of 1.5 mA and 6 mA. The charge pump current is selectable by serial data.
MB15E07SL is ideally suited for wireless mobile communications, such as GSM (Global System for Mobile
Communications) and PCS.
FEATURES
• High frequency operation: 2.5 GHz Max
• Low power supply voltage: V
• Ultra Low power supply current: I
• Direct power saving function: Power supply current in power saving mode
PACKAGES
= 2.4 to 3.6 V
CC
= 3.5 mA Typ (V
CC
I
= 4.0 mA Typ (V
CC
Typ 0.1 A (V
CC
16-pin plastic SSOP
(FPT-16P-M05)
= Vp = 2.7 V, Ta = +25 C, in locking state)
CC
= Vp = 3.0 V, Ta = +25 C, in locking state)
CC
= Vp = 3.0 V, Ta = +25 C), Max 10 A (V
16-pad plastic BCC
(LCC-16P-M06)
DS04-21358-4E
= Vp = 3.0 V)
CC
(Continued)
Advertisement
Table of Contents
Related Manuals for Fujitsu MB15E07SL
Summary of Contents for Fujitsu MB15E07SL
- Page 1 MB15E07SL DESCRIPTION The Fujitsu MB15E07SL is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 2.5 GHz prescaler. The 2.5 GHz prescaler has a dual modulus division ratio of 32/33 or 64/65 enabling pulse swallowing operation. The supply voltage range is between 2.4 V and 3.6 V. The MB15E07SL uses the latest BiCMOS process, as a result the supply current is typically 3.5 mA at 2.7 V.
-
Page 2: Table Of Contents
MB15E07SL (Continued) • Dual modulus prescaler: 32/33 or 64/65 • Serial input 14-bit programmable reference divider: R = 3 to 16,383 • Serial input programmable divider consisting of: - Binary 7-bit swallow counter: 0 to 127 - Binary 11-bit programmable counter: 3 to 2,047 •... -
Page 3: Osc In
MB15E07SL PIN DESCRIPTIONS Pin no. Descriptions name SSOP Programmable reference divider input. Connection to a TCXO. Oscillator output. – Power supply voltage input for the charge pump. – Power supply voltage input. Charge pump output. Phase of the charge pump can be selected via programming of the FC bit. –... - Page 4 MB15E07SL BLOCK DIAGRAM (16) (15) Reference Phase oscillator comparator circuit (14) Lock detector SW FC Binary 14-bit reference counter (13) LD/fr/fp 14-bit latch 4-bit latch LD fout selector 19-bit shift register (12) ..7-bit latch 11-bit latch (11) Intermittent...
-
Page 5: Gnd
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand. -
Page 6: Fin
MB15E07SL ELECTRICAL CHARACTERISTICS = 2.4 to 3.6 V, Ta = –40 to +85 C) Value Parameter Symbol Condition Unit fin = 2500 MHz, V = 2.7 V Power supply current* – – = 3.0 V) (4.0) Power saving current ZC = “H” or open –... - Page 7 MB15E07SL *3 : AC coupling. 1000 pF capacitor is connected under the condition of Min operating frequency. *4 : The symbol “–” (minus) means direction of current flow. *5 : V = 3.0 V, Ta = +25 C (|I | – |I |) / [(|I | + |I |) /2]...
- Page 8 MB15E07SL FUNCTIONAL DESCRIPTION 1. Pulse Swallow Function The divide ratio can be calculated using the following equation: = [(M N) + A] R (A < N) : Output frequency of external voltage controlled oscillator (VCO) : Preset divide ratio of binary 11-bit programmable counter (3 to 2,047) : Preset divide ratio of binary 7-bit swallow counter (0 127) : Output frequency of the reference frequency oscillator...
- Page 9 MB15E07SL Programmable Counter Data Flow : Control bit [Table 1] N1 to N11 : Divide ratio setting bits for the programmable counter (3 to 2,047) [Table 3] A1 to A7 : Divide ratio setting bits for the swallow counter (0 to 127) [Table 4] Note: Data input with MSB first.
-
Page 10: Out 1 16
MB15E07SL Table 5. Prescaler Data Setting Prescaler divide ratio 32/33 64/65 Table 6. Charge Pump Current Setting Current value 6.0 mA 1.5 mA Table 7. LD/fout Output Select Data Setting output signal fout signal LD signal (2) Relation between the FC Input and Phase Characteristics The FC bit changes the phase characteristics of the phase comparator. - Page 11 MB15E07SL When designing a synthesizer, the FC pin setting depends on the VCO and LPF characteristics. * : When the LPF and VCO characteristics are similar to (1), set FC bit high. * : When the VCO characteristics are similar to (2), set FC bit low.
- Page 12 MB15E07SL Note : PS pin must be set “L” for Power-ON . Clock Data 100 ns (1) PS = L (power saving mode) at Power ON (2) Set serial data 1 s later after power supply remains stable (V 2.2 V). (3) Release power saving mode (PS: L H) 100 ns later after setting serial data.
- Page 13 MB15E07SL SERIAL DATA INPUT TIMING 1st data 2nd data Control bit Invalid data Data Clock On the rising edge of the clock, one bit of data is transferred into the shift register. Parameter Unit Parameter Unit – – – – –...
- Page 14 MB15E07SL PHASE COMPARATOR OUTPUT WAVEFORM [FC = “H”] [FC = “L”] Notes : Phase error detection range: –2 to +2 Pulses on Do signal during locked state are output to prevent dead zone. LD output becomes low when phase is t or more.
- Page 15 MB15E07SL MEASURMENT CIRCUIT (for Measuring Input Sensitivity fin/OSC 1000 pF 0.1 F 1000 pF 0.1 F 1000 pF S • G S • G Xfin GND Clock Data LE ZC LD fout Oscilloscope Controller (setting divide ratio) Note: SSOP-16...
- Page 16 MB15E07SL TYPICAL CHARACTERISTICS 1. fin input sensitivity Input sensitivity Input frequency (Prescaler: 64/65) Ta = +25 C SPEC = 2.4 V = 3.0 V = 3.6 V 1000 1200 1400 1600 1800 2000 2200 2400 2600 2800 3000 Input frequency fin (MHz) Input sensitivity Input frequency (Prescaler: 32/33) Ta = +25 C...
- Page 17 MB15E07SL 2. OSC input sensitivity Input sensitivity Input frequency Ta = +25 C SPEC = 2.4 V = 3.0 V = 3.6 V Input frequency f (MHz)
- Page 18 MB15E07SL 3. Do output current 1.5 mA mode Ta = +25 C 10.00 = 3.0 V Vp = 3.0 V 2.000 /div –10.00 4.800 .6000/div Charge pump output voltage V 6.0 mA mode Ta = +25 C 10.00 = 3.0 V Vp = 3.0 V 2.000 /div...
- Page 19 MB15E07SL 4. fin input impedance 12.646 –57.156 1 GHz 22.156 –12.136 1.5 GHz 33.805 11.869 2 GHz 23.715 8.9629 2.5 GHz START 500.000 000 MHz STOP 2 500.000 000 MHz 5. OSC input impedance 9.917 –3.643 3 MHz 3.7903 –4.812 10 MHz 1.574 –3.4046...
- Page 20 MB15E07SL REFERENCE INFORMATION Test Circuit = 810.45 MHz = 3.0 V = 17 MHz/V = 2.3 V fr = 25 kHz Ta = +25 C = 14.4 MHz CP : 6 mA mode 9.1 k 4.2 k 4700 pF 1500 pF Spectrum Analyzer 0.047 F...
- Page 21 MB15E07SL (Continued) PLL Lock Up time PLL Lock Up time 826 MH 810 MHz within 1 kHz 810 MH 826 MHz within 1 kHz Hch Lch 1.28 ms Lch Hch 1.30 ms 846.000 MHz 838.000 MHz 826.000 MHz 818.000 MHz 806.000 MHz 798.000 MHz 500.0 s/div...
- Page 22 MB15E07SL APPLICATION EXAMPLE 10 k OUTPUT 12 k 12 k 10 k Lock Det. From a controller Data Clock LD/fout MB15E07SL Xfin 1000 pF 1000 pF 1000 pF 0.1 F 0.1 F TCXO : 5.5 V Max Notes : SSOP-16 In case of using a crystal resonator, it is necessary to optimize matching between the crystal and this LSI, and perform detailed system evaluation.
- Page 23 MB15E07SL USAGE PRECAUTIONS To protect against damage by electrostatic discharge, note the following handling precautions: -Store and transport devices in conductive containers. -Use properly grounded workstations, tools, and equipment. -Turn off power before inserting device into or removing device from a socket. -Protect leads with a conductive sheet when transporting a board-mounted device.
- Page 24 .049 –.004 LEAD No. "A" 0.65(.026) 0.24±0.08 0.13(.005) 0~8 ˚ (.009±.003) 0.10±0.10 (Stand off) 0.50±0.20 (.004±.004) (.020±.008) 0.25(.010) 0.60±0.15 (.024±.006) 0.10(.004) 2003 FUJITSU LIMITED F16013S-c-4-6 Dimensions in mm (inches ) Note : The values in parentheses are reference values. (Continued)
- Page 25 0.075±0.025 1.725(.068) (.003±.001) (Stand off) Details of "A" part Details of "B" part 0.75±0.10 0.60±0.10 (.030±.004) (.024±.004) 0.05(.002) 0.40±0.10 0.60±0.10 (.016±.004) (.024±.004) 1999 FUJITSU LIMITED C16017S-1C-1 Dimensions in mm (inches ) Note : The values in parentheses are reference values.
- Page 26 Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party’s intellectual property right or other right by using such information.