Hitachi L100DN DeviceNet Series Addendum Read This First Manual page 69

Table of Contents

Advertisement

The table below expands Byte 0 in the preceding table.
Bit
Name
0
FW Run
1
RV Run
2
Trip
3
4
Frequency arrival
5
Input terminal [1]
6
Input terminal [2]
7
Input terminal [3]
Inverter Status – The following table describes the Inverter Status (Byte 1) for all host
output instances (P_47=70, P_47=71, and P_47=101).
Inverter Produced Data, Inverter State Code Byte
Code
(dec.)
0
The inverter is Stop Mode.
1
The inverter is in Run Mode.
2
The inverter is in Jog Mode.
3
The inverter is in Stop Mode and the motor output is free running (coasting).
4
The inverter is executing DC braking (includes CD braking wait time).
5
The inverter is attempting a restart with frequency matching (B_01 = 03).
6
The output is stopped for an instantaneous power failure.
7
The inverter is attempting a restart with frequency matching (B_01 = 02).
8
The inverter is waiting before it attempts a restart with frequency matching. The wait
time is set by parameter B_03.
9
The inverter is in a trip condition, and is storing the trip history data to EEPROM. A
Stop/Reset command to clear the trip is ignored in this state.
10
The inverter is in a trip condition.
11
An under-voltage condition exists at the inverter power input.
Inverter Produced Data, Status Byte
Bit = 0
Inverter stopped or in RV
Inverter stopped or in FW
No faults exist
Inverter stopped, or in accel or
decel
Input [1] = OFF
Input [2] = OFF
Input [3] = OFF
Description
L100DN Inverter
Bit = 1
Inverter in FW Run
Inverter in RV Run
Trip exists, not cleared
Inverter output arrived at
target freq.
Input [1] = ON
Input [2] = ON
Input [3] = ON
69

Advertisement

Table of Contents
loading

Table of Contents