3.12 Upgrading Cache Memory
The S1562 supports synchronous pipeline burst SRAM. The synchronous
pipeline burst cache uses a "COAST Module" that is plugged into the
"COAST " socket connector which is located between the CPU and the
SIMM sockets.
wThe BIOS will auto detect the cache size so a you don't need to change
any jumpers.
wThe pipline burst cache COAST module comes in either 256KB or
512KB sizes and has a built in Tag RAM chip.
wThe "COAST Module" will only fit in the "Coast Socket" one way, and
should install easily.
If you have a 512kb or 256kb cache module that has one 32kb X 8kb
tag chip then the cacheable range is the first 64Mb of memory. If your
module has two 32kb X 8kb tag chips then the cacheable range is
512Mb of RAM.
If you have only one tag RAM chip on your cache module but would
like to be able to cache the whole 512Mb memory range, then do
the following.
1. Add a 32k X 8k 15ns SRAM chip to U9.
2. Close jumper J17.(The default is open)
3. Jumper J18 to pins 1-2.(The default is 2-3)
S1562-001-01
18