Preface This reference manual describes in detail the hardware on the 56F801 Evaluation Module. Audience This document is intended for application developers who are creating software for devices using the Freescale 56F801 part. Organization This manual is organized into two chapters and two appendixes. •...
Notation Conventions This manual uses the following notational conventions: Term or Value Symbol Examples Exceptions Active High Signals No special symbol (Logic One) attached to the CLKO signal name Active Low Signals Noted with an In schematic (Logic Zero) overbar in text and drawings, Active Low in most figures Signals may be noted...
Definitions, Acronyms, and Abbreviations Definitions, acronyms and abbreviations for terms used in this document are defined below for reference. Analog-to-Digital Digital-to-Analog Evaluation Module GPIO General Purpose Input and Output Port Integrated Circuit JTAG Joint Test Action Group, a bus protocol/interface used for test and debug LQFP Low-profile Quad Flat Pack MPIO...
References The following sources were referenced to produce this manual: [1] DSP56800 Family Manual, DSP56800FM, Freescale Semiconductor [2] DSP56F801/803/805/807 User’s Manual, DSP56F801-7UM, Freescale Semicon- ductor [3] 56F801 Technical Data, DSP56F801, Freescale Semiconductor DSP56F801EVM User Manual, Rev. 2 Freescale Semiconductor...
Chapter 1 Introduction The 56F801EVM is used to demonstrate the abilities of the 56F801 and to provide a hardware tool allowing the development of applications that use the 56F801. The 56F801EVM is an evaluation module board that includes a 56F801 part, peripheral expansion connectors, external memory and a JTAG interface.
1.1 56F801EVM Architecture The 56F801EVM facilitates the evaluation of various features present in the 56F801 part. The 56F801EVM can be used to develop real-time software and hardware products based on the 56F801. The 56F801EVM provides the features necessary for a user to write and debug software, demonstrate the functionality of that software and interface with the customer's application-specific device(s).
56F801EVM Configuration Jumpers 1.2 56F801EVM Configuration Jumpers Nine jumper groups, (JG1-JG9), shown in 1-2, are used to configure various features on Figure the 56F801EVM board. describes the default jumper group settings. Table 1-1 JTAG DSP56F801EVM IRQA RESET RUN/STOP DOWN Figure 1-2. 56F801EVMJumper Reference Table 1-1.
1.3 56F801EVM Connections An interconnection diagram is shown in for connecting the PC and the external +12V Figure 1-3 DC power supply to the 56F801EVM board. Parallel Extension Cable 56F801EVM PC-compatible Computer Connect cable to Parallel/Printer port External with 2.1mm, +12V receptacle Power...
Chapter 2 Technical Summary The 56F801EVM is designed as a versatile controller development card for developing real-time software and hardware products to support a new generation of applications in digital and wireless messaging, servo and motor control, digital answering machines, feature phones, modems, and digital cameras.
Page 18
• Light Emitting Diode (LED) power indicator [LED8] • One on-board real-time user debugging LED [LED7] • Six on-board PWM monitoring LEDs [LED1-6] • UNI-3 Motor interface [P3] — Encoder/Hall-Effect interface and selector [JG2 & JG9] — Over-Voltage sensing [U6] —...
RS-232 Serial Communications 2.2 RS-232 Serial Communications The 56F801EVM provides an RS-232 interface by the use of an RS-232 level converter, (Maxim MAX3245EEAI, designated as U2). Refer to the RS-232 schematic diagram in 2-1. The Figure RS-232 level converter transitions the SCI UART’s +3.3V signal levels to RS-232 compatible signal levels and connects to the host’s serial port via connector P4.
2.3 Clock Source The 56F801EVM uses an 8.00MHz crystal, Y1, connected to its External Crystal Inputs, EXTAL and XTAL. The 56F801 uses its internal PLL to multiply the input frequency by 10, to achieve its 80MHz maximum operating frequency. An external oscillator source can be connected to the device by using the oscillator bypass connector, JG7 and JG8;...
Debug Support 2.5 Debug Support The 56F801EVM provides an on-board Parallel JTAG Host Target Interface and a JTAG interface connector for external Target Interface support. Two interface connectors are provided to support each of these debugging approaches. These two connectors are designated the JTAG connector and the Host Parallel Interface Connector.
2.5.2 Parallel JTAG Interface Connector The Parallel JTAG Interface Connector, P2, allows the 56F801 to communicate with a Parallel Printer Port on a Windows PC; reference 2-4. By using this connector, the user can Figure download programs and work with the 56F801’s registers. shows the pin-out for this Table 2-4 connector.
External Interrupt Table 2-4. Parallel JTAG Interface Connector Description (Continued) Pin # Signal Pin # Signal PORT_IDENT PORT_VCC PORT_TDO PORT_CONNECT 2.6 External Interrupt One on-board push-button switch is provided for external interrupt generation, as shown in Figure 2-5. S1 allows the user to generate a hardware interrupt for signal line IRQA. This switch allows the user to generate interrupts for his user-specific programs.
2.7 Reset Logic is provided on the 56F801 to generate a clean Power-On RESET signal. Additional, reset logic is provided to support the RESET signals from the JTAG connector, the Parallel JTAG Interface and the user RESET push-button; refer to Figure 2-6.
Power Supply 2.8 Power Supply The main power input to the 56F801EVM, +12V DC at 4.0A, is through a 2.1mm coax power jack. A 4.0A power supply is provided with the 56F801EVM; however, less than 300mA is required by the EVM. The remaining current is available for user motor control applications when connected to an optional motor power stage board.
2.9 UNI-3 Interface Motor control signals from a family of motor driver boards can be connected to the EVM board via the UNI-3 connector/interface. The UNI-3 connector/interface contains all of the signals needed to drive and control the motor drive boards. These signals are connected to various groups of the controller’s input and output ports;...
UNI-3 Interface Table 2-5. UNI-3 Connector Description (Continued) Pin # Signal Pin # Signal PFC Zero Cross Zero Cross A Zero Cross B Zero Cross C Shield Back-EMF Phase A Sense Back-EMF Phase Back-EMF Phase B Sense C Sense Technical Summary, Rev. 2 Freescale Semiconductor 2-11...
2.10 Speed Up/Down Switches and Run/Stop Switch Two push-button switches are connected to form the Speed UP/DOWN logic via a set of resistors to the A/D Port’s signal AN6. The resistors create a voltage divider network presenting unique voltage to the A/D port when each push button is pressed. A RUN/STOP toggle switch is connected to A/D Port’s signal AN7.
Motor Control PWM Signals and LEDs 2.11 Motor Control PWM Signals and LEDs The 56F801 has one dedicated PWM unit. The PWM unit’s lines are connected to the UNI-3 interface connector and to a set of six PWM LEDs via inverting buffers. The inverting buffers are used to isolate and drive the device’s PWM’s outputs to the PWM LEDs.
2.12 Motor Protection Logic The 56F801EVM contains a UNI-3 connector that interfaces with various motor drive boards. The device can sense error conditions generated by the motor power stage boards via signals on the UNI-3 connector. The motor driver board’s Motor Supply DC Bus Voltage, Current and Motor Phase Currents are sensed on the power stage board.
Motor Protection Logic 2.12.1 UNI-3 Motor Protection Logic The UNI-3 DC Bus Over-Voltage or the UNI-3 DC Bus Over-Current signal can be connected to the controller’s PWM fault input, FAULT0. Jumper JG3 provides the selection; reference Figure 2-10 Table 2-6. DC BUS VOLTAGE SENSE V_S_DCB +3.3V...
2.13 Back-EMF and Motor Phase Current Sensing The UNI-3 connector supplies Back-EMF and Motor Phase Current signals from the three phases of a motor attached to a motor drive unit. The Back-EMF signals on the UNI-3 connector are derived from a resistor divider network contained in the motor drive unit. These resistors divide down the attached motor’s Back-EMF voltages to a 0 to +3.3V level.
Zero-Crossing Detection 2.15 Zero-Crossing Detection An attached UNI-3 motor drive board contains logic that can send out pulses when the phase voltage of an attached 3-phase motor drops to zero. The motor drive board circuits generate a 0 to +5.0V DC pulse via voltage comparators. The resulting pulse signals are sent to a set of jumper blocks shared with the Encoder/Hall-Effect interface.
2.16 Peripheral Connectors The EVM board contains a group of Peripheral Expansion Connectors used to gain access to the resources of the 56F801. These signal groups have Expansion Connectors: • Timer Channel D • A/D Input Port • Serial Communications Port •...
Peripheral Connectors 2.16.2 Timer Channel D Expansion Connector The Timer Channel D port is an MPIO port attached to the Timer D expansion connector. Refer for the signals attached to the connector. Table 2-8 Table 2-8. Timer D Connector Description Pin # Signal Pin #...
2.16.4 Serial Communications Port Expansion Connector The Serial Communications Port, SCI0, is attached to this connector. See for the Table 2-10 connection information. Table 2-10. SCI0 Connector Description Pin # Signal Pin # Signal +3.3V DSP56F801EVM User Manual, Rev. 2 2-20 Freescale Semiconductor...
Page 53
INDEX Numerics 4.0Amp power supply Preface-ix 56F801 Technical Data Sheet Preface-x Integrated Circuit 8.00MHz crystal oscillator Preface-ix Preface-ix Joint Test Action Group Analog-to-Digital JTAG Preface-ix Preface-ix JTAG Preface-ix connector JTAG port interface Jumper Group Back-EMF 2-16 Connector 2-19 2-20 Connectors Peripheral Expansion 2-18 Preface-ix...
Page 54
On-board power regulation Timer-compatible peripheral OnCE Preface-ix On-Chip Emulation OnCE Preface-ix UNI-3 connector/interface 2-10 DC Bus Overvoltage signal 2-15 Parallel JTAG Host Target Interface Motor interface Preface-ix Primary Phase Locked Loop UNI-3 connector/interface 2-10 Preface-ix Preface-ix Printed Circuit Board Zero Crossing Preface-ix circuits 2-17...
Page 56
How to Reach Us: Home Page: www.freescale.com E-mail: support@freescale.com USA/Europe or Locations Not Listed: Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany...
Need help?
Do you have a question about the freescale 56F800 and is the answer not in the manual?
Questions and answers