Table of Contents

Advertisement

Quick Links

X12DDW-A6
USER'S MANUAL
Revision 1.0b

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the X12DDW-A6 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Supermicro X12DDW-A6

  • Page 1 X12DDW-A6 USER'S MANUAL Revision 1.0b...
  • Page 2 State of California, USA. The State of California, County of Santa Clara shall be the exclusive venue for the resolution of any such disputes. Supermicro's total liability for all claims will not exceed the price paid for the hardware product.
  • Page 3 Socket P+ LGA 4189) with up to 40 CPU cores and a thermal design power (TDP) of up to 270W. Built with the Intel C621A chipset, the X12DDW-A6 supports up to 4TB 3DS LRDIMM/ LRDIMM/3DS RDIMM/RDIMM DDR4 ECC memory with speeds of 3200/2933/2666MHz in 16 DIMMs and up to 4TB Intel®...
  • Page 4 Super X12DDW-A6 User's Manual Contacting Supermicro Headquarters Address: Super Micro Computer, Inc. 980 Rock Ave. San Jose, CA 95131 U.S.A. Tel: +1 (408) 503-8000 Fax: +1 (408) 503-8008 Email: Marketing@supermicro.com (General Information) Sales-USA@supermicro.com (Sales Inquiry: Non-Government) Government_Sales-USA@supermicro.com (Sales Inquiry: Government) Support@supermicro.com (Technical Support)
  • Page 5: Table Of Contents

    Preface Table of Contents Chapter 1 Introduction 1.1 Checklist ..........................7 1.2 Processor and Chipset Support ..................17 1.3 Special Features ........................18 1.4 System Health Monitoring ....................18 1.5 ACPI Features ........................19 1.6 Power Supply ........................19 1.7 Serial Port ...........................19 1.8 Intel® Optane™ Persistent Memory (PMem) 200 Series Overview ........20 Chapter 2 Installation 2.1 Static-Sensitive Devices .....................21 2.2 Processor and Heatsink Installation ...................22...
  • Page 6 Super X12DDW-A6 User's Manual Chapter 3 Troubleshooting 3.1 Troubleshooting Procedures ....................72 3.2 Technical Support Procedures ...................75 3.3 Frequently Asked Questions ....................76 3.4 Battery Removal and Installation ..................77 3.5 Returning Merchandise for Service ..................78 Chapter 4 UEFI BIOS 4.1 Introduction .........................79 4.2 Main Setup .........................80...
  • Page 7: Chapter 1 Introduction

    Introduction Congratulations on purchasing your computer motherboard from an industry leader. Supermicro motherboards are designed to provide you with the highest standards in quality and performance. In addition to the motherboard, several important parts that are included in the retail box are listed below.
  • Page 8 Super X12DDW-A6 User's Manual X12DDW-A6 Motherboard Image Note: All graphics shown in this manual were based upon the latest PCB revision available at the time of publication of the manual. The motherboard you received may or may not look exactly the same as the graphics shown in this manual.
  • Page 9 Chapter 1: Introduction X12DDW-A6 Motherboard Layout (not drawn to scale) COM1 USB2/3(3.0) JUIDB1 JRU1 JCOM1 JVGA1 S-UM14 S-UM16 S-UM15 BMC_LAN S-UM13 VROC CPLD JM2_1 JM2_2 JPCIE1 JPCIE4 S-SATA5 M.2-P1 M.2-P2 P1_AIOM P2_AIOM JAIOM1 JAIOM2 JFP2 BAR CODE LEDPWR JBT1 MAC CODE...
  • Page 10 Super X12DDW-A6 User's Manual Quick Reference USB2/3 (3.0) LEDM1 JRU1 BMC_LAN COM1 COM1 JUIDB1 USB2/3(3.0) JRU1 JCOM1 JVGA1 S-UM14 BIOS JIPMB1 S-UM16 S-UM15 BMC_LAN JTPM1 BMC Firmware S-UM13 VROC VROC(JRK1) CPLD CPLD S-SATA5 JLUIO1 S-SGPIO2 JRUIO1 S-SATA0~3 P2_PCIE1 JM2_1 JM2_2 M.2-P1...
  • Page 11 AIOM (Advanced I/O Module) PCIe 4.0 x16 supported by CPU2 Note: For detailed instructions on how to configure Network Interface Card (NIC) set- tings, please refer to the Network Interface Card Configuration User's Guide posted on the web page under the link: http://www.supermicro.com/support/manuals/.
  • Page 12 Super X12DDW-A6 User's Manual P1_PCIE0/1 (JPCIE1/2) PCIe 4.0 x16 Slot0/Slot1 supported by CPU1 P2_PCIE0/1 (JPCIE3/4) PCIe 4.0 x16 Slot0/Slot1 supported by CPU2 PCIe 4.0 x4 SlimSAS ports with support of four NVME connections (0/1/2/3) supported by P1-NVME0/1, P1-NVME2/3 CPU1 (JNVME1/2, JNVME3/4) PCIe 4.0 x4 SlimSAS ports with support of four NVME connections (0/1, 2/3) supported by...
  • Page 13 Note 2: Memory speed and capacity support depends on the processors used in the system. DIMM Size • Up to 256GB at 1.2V Note: For the latest CPU/memory updates, please refer to our website at http://www.supermicro.com/products/ motherboard. Chipset • Intel PCH C621A Expansion Slots •...
  • Page 14 Super X12DDW-A6 User's Manual • Eight I-SATA 3.0 ports at 6GB/s (with RAID 0, 1, 5, 10) (I-SATA0-7) (JS1) • Four S-SATA 3.0 ports at 6GB/s (with RAID 0, 1, 5, 10) (S-SATA0-3) (JS2) • SATA 3.0 • Two SATA 3.0 ports with power-pins built-in with support of SuperDOM (S-SATA4, S-SATA5) •...
  • Page 15 Note 1: The CPU maximum thermal design power (TDP) is subject to chassis and heatsink cooling restrictions. For proper thermal management, please check the chas- sis and heatsink specifications. Note 2: For BMC configuration instructions, please refer to the Embedded BMC Con- figuration User's Guide available at http://www.supermicro.com/support/manuals/.
  • Page 16 Super X12DDW-A6 User's Manual CPU1-B1 CPU1-A1 CPU1-D1 CPU1-C1 CPU2-C1 CPU2-D1 CPU2-A1 CPU2-B1 10.4/11.2G CPU1 CPU2 DDR4 DDR4 PECI : 30 PECI : 31 CPU1-F1 CPU1-E1 CPU1-H1 CPU1-G1 CPU2-G1 CPU2-H1 CPU2-E1 CPU2-F1 SOCKET ID: 0 SOCKET ID: 1 DMI3 PCIe GEN4 X16...
  • Page 17: Processor And Chipset Support

    1.2 Processor and Chipset Support Built upon the functionality and capability of the 3rd Gen Intel Xeon Scalable Processors (Socket P+) and the Intel C621A chipset, the X12DDW-A6 motherboard increases energy efficiency, and system performance for a multitude of applications such as high performance computing, artificial intelligence (AI), deep learning (DL), big data, and enterprise applications.
  • Page 18: Special Features

    Super X12DDW-A6 User's Manual 1.3 Special Features Recovery from AC Power Loss The Basic I/O System (BIOS) provides a setting that determines how the system will respond when AC power is lost and then restored to the system. You can choose for the system to remain powered off (in which case you must press the power switch to turn it back on), or for it to automatically return to the power-on state.
  • Page 19: Acpi Features

    It is even more important for processors that have high CPU clock rates where noisy power transmission is present. The X12DDW-A6 motherboard accommodates a 24-pin ATX power supply. Although most power supplies generally meet the specifications required by the CPU, some are inadequate.
  • Page 20: Intel® Optane™ Persistent Memory (Pmem) 200 Series Overview

    Super X12DDW-A6 User's Manual 1.8 Intel® Optane™ Persistent Memory (PMem) 200 Series Overview The 3rd Gen Intel Xeon Scalable Processors support Intel Optane PMem 200 Series memory. Intel Optane PMem offers higher capacities than the traditional DDR4 modules. It also provides increased storage capabilities due to data persistence in a DDR4 form factor for higher performance computing platforms with flexible configuration options.
  • Page 21: Chapter 2 Installation

    Chapter 2: Installation Chapter 2 Installation 2.1 Static-Sensitive Devices Electrostatic Discharge (ESD) can damage electronic com ponents. To avoid damaging your motherboard, it is important to handle it very carefully. The following measures are generally sufficient to protect your equipment from ESD. Precautions •...
  • Page 22: Processor And Heatsink Installation

    Thermal grease is pre-applied on a new heatsink. No additional thermal grease is needed. • Refer to the Supermicro website for updates on processor and memory support. • All graphics in this manual are for illustrations only. Your components may look different.
  • Page 23 Chapter 2: Installation 1. The 3rd Gen Intel Xeon Scalable Processor Processor Top View (3D) CPU Key Pin 1 = Cutout = CPU Key = Pin 1 Processor Top View...
  • Page 24 Super X12DDW-A6 User's Manual 2. The Processor Carrier Carrier Bottom View...
  • Page 25 Chapter 2: Installation 3. Heatsink Note: Exercise extreme care when handling the heatsink. Pay attention to the edges of heatsink fins which can be sharp! To avoid damaging the heatsink, please do not apply excessive force on the fins when handling the heatsink.
  • Page 26: Overview Of The Cpu Socket

    Super X12DDW-A6 User's Manual Overview of the CPU Socket The CPU socket is protected by a plastic protective cover. Plastic Protective Cover CPU Socket...
  • Page 27: Overview Of The Processor Carrier Assembly

    Chapter 2: Installation Overview of the Processor Carrier Assembly The processor carrier assembly contains a 3rd Gen Intel Xeon Scalable processor and a processor carrier. Carefully follow the instructions given in the installation section to place a processor into the carrier to create a processor carrier. 1.
  • Page 28: Overview Of The Processor Heatsink Module

    Super X12DDW-A6 User's Manual Overview of the Processor Heatsink Module The Processor Heatsink Module (PHM) contains a heatsink, a processor carrier, and a 3rd Gen Intel Xeon Scalable processor. 1. Heatsink (with Thermal Grease) 2. Processor Carrier 3. The 3rd Gen Intel Xeon Scalable Processor Bottom View 4.
  • Page 29: Creating The Processor Carrier Assembly

    Chapter 2: Installation Creating the Processor Carrier Assembly The processor carrier assembly contains a 3rd Gen Intel Xeon Scalable processor and a processor carrier. To create the processor carrier assembly, please follow the steps below: Note: Before installation, be sure to follow the instructions given on Page 1 & Page 2 of this chapter to properly prepare yourself for installation.
  • Page 30 Super X12DDW-A6 User's Manual 3. Locate the lever on the CPU socket and press the lever down as shown below. Lever 4. Using Pin 1 as a guide, carefully align the CPU keys (A & B) on the processor against the CPU keys on the carrier (a &...
  • Page 31: Creating The Processor Heatsink Module (Phm)

    Chapter 2: Installation Creating the Processor Heatsink Module (PHM) After creating the processor carrier assembly, please follow the instructions below to mount the processor carrier into the heatsink to form the processor heatsink module (PHM). Note: If this is a new heatsink, the thermal grease has been pre-applied on the un- derside.
  • Page 32: Preparing The Cpu Socket For Installation

    Super X12DDW-A6 User's Manual Preparing the CPU Socket for Installation This motherboard comes with a plastic protective cover installed on the CPU socket. Remove it from the socket to install the Processor Heatsink Module (PHM). Gently pull up one corner of the plastic protective cover to remove it.
  • Page 33: Preparing To Install The Processor Heatsink Module (Phm) Into The Cpu Socket

    Chapter 2: Installation Preparing to Install the Processor Heatsink Module (PHM) into the CPU Socket After assembling the Processor Heatsink Module (PHM), you are ready to install it into the CPU socket. To ensure the proper installation, please follow the procedures below: 1.
  • Page 34: Installing The Processor Heatsink Module (Phm)

    Super X12DDW-A6 User's Manual Installing the Processor Heatsink Module (PHM) 1. Align peek nut "A", which is next to the triangle (Pin 1) on the heatsink, against threaded fastener "a" on the CPU socket. Then align peek nuts "B", "C", "D" on the heatsink against threaded fasteners "b", "c", "d"...
  • Page 35: Removing The Processor Heatsink Module From The Cpu Socket

    Chapter 2: Installation Removing the Processor Heatsink Module from the CPU Socket Before removing the processor heatsink module (PHM) from the motherboard, unplug the AC power cord from all power supplies after shutting down the system. Then follow the steps below: 1.
  • Page 36 Super X12DDW-A6 User's Manual Removing the Processor Carrier Assembly from the Processor Heatsink Module (PHM) To remove the processor carrier assembly from the PHM, please follow the steps below: 1. Detach four plastic clips (marked a, b, c, d) on the processor carrier assembly from the four corners of heatsink (marked A, B, C, D) in the drawings below.
  • Page 37: Removing The Processor From The Processor Carrier Assembly

    Chapter 2: Installation Removing the Processor from the Processor Carrier Assembly Once you have removed the processor carrier assembly from the PHM, you are ready to remove the processor from the processor carrier by following the steps below. 1. Unlock the lever from its locking position and push the lever upwards to disengage the processor from the processor carrier as shown in the right drawing below.
  • Page 38: Motherboard Installation

    Super X12DDW-A6 User's Manual 2.3 Motherboard Installation All motherboards have standard mounting holes to fit different types of chassis. Make sure that the locations of all the mounting holes for both the motherboard and the chassis match. Although a chassis may have both plastic and metal mounting fasteners, metal ones are highly recommended because they ground the motherboard to the chassis.
  • Page 39 Chapter 2: Installation Installing the Motherboard 1. Install the I/O shield into the back of the chassis, if applicable. 2. Locate the mounting holes on the motherboard. See the previous page for the location. 3. Locate the matching mounting holes on the chassis. Align the mounting holes on the motherboard against the mounting holes on the chassis.
  • Page 40: Memory Support And Installation

    Memory Support The X12DDW-A6 supports up to 4TB 3DS LRDIMM/LRDIMM/3DS RDIMM/RDIMM DDR4 (288-pin) ECC memory with speeds of 3200/2933/2666MHz in 16 memory slots and up to 4TB Intel Optane PMem 200 Series with speeds of up to 3200MHz. (See the notes below.) N o t e 1 : I n t e l O p t a n e P M e m 2 0 0 S e r i e s i s s u p p o r t e d b y t h e 3rd Gen Intel Xeon Scalable Processors (83xx/63xx/53xx/4314 Series only.)
  • Page 41 2 CPUs & 14 DIMMs CPU1: P1-DIMMA1/P1-DIMME1/P1-DIMMC1/P1-DIMMG1/P1-DIMMB1/P1-DIMMF1/P1-DIMMD1/P1-DIMMH1 CPU2: P2-DIMMA1/P2-DIMME1/P2-DIMMC1/P2-DIMMG1/P2-DIMMB1/P2-DIMMF1 2 CPUs & 16 DIMMs (Note) CPU1: P1-DIMMA1/P1-DIMME1/P1-DIMMC1/P1-DIMMG1/P1-DIMMB1/P1-DIMMF1/P1-DIMMD1/P1-DIMMH1 CPU2: P2-DIMMA1/P2-DIMME1/P2-DIMMC1/P2-DIMMG1/P2-DIMMB1/P2-DIMMF1/P2-DIMMD1/P2-DIMMH1 Note: This memory configuration is recommended by Supermicro for optimal memory performance. Please use this configuration to maximize your memory performance.
  • Page 42 Super X12DDW-A6 User's Manual PMem 200 Series Population Table for X12DP Motherboards (with 16 Slots) ® Note: The Intel Optane Persistent Memory (PMem) 200 Series are supported by the 3rd Gen Intel Xeon Scalable (83xx/63xx/53xx/4314 Series) Processors. PMem 200 Series Population Table for X12DP 16-DIMM Motherboards (within 1 CPU socket)
  • Page 43 DIMM population tables in the previous section. Locate DIMM memory slots on BAR CODE MAC CODE X12DDW-A6 the motherboard as shown on the right. REV:1.01 2. Push the release tabs outwards on both ends of the DIMM slot to unlock it.
  • Page 44: Rear I/O Ports

    Super X12DDW-A6 User's Manual 2.5 Rear I/O Ports See Figure 2-1 below for the locations and descriptions of the various I/O ports on the rear of the motherboard. COM1 JUIDB1 USB2/3(3.0) JRU1 JCOM1 JVGA1 S-UM14 S-UM16 S-UM15 BMC_LAN S-UM13 VROC...
  • Page 45 JPCIE1 JPCIE4 S-SATA5 M.2-P1 M.2-P2 P1_AIOM P2_AIOM JAIOM1 JAIOM2 JFP2 BAR CODE LEDPWR JBT1 MAC CODE Power LED JPCIE2 JPCIE3 X12DDW-A6 JLUIO2 JRUIO2 Battery REV:1.01 MH10 MH11 CPU1 CPU2 P1_NVME1 P1_NVME0 P1_NVME3 P1_NVME2 P2_NVME1 P2_NVME0 P2_NVME2 P2_NVME3 JNVME2 JNVME1 JNVME4 JNVME3...
  • Page 46 Super X12DDW-A6 User's Manual BMC LAN The dedicated BMC LAN, located above the USB2/3 ports on the rear I/O panel, provides LAN support for the BMC (Baseboard Management Controller). The BMC LAN port accepts an RJ45 cable. Please refer to the LED Indicator section for LAN LED information.
  • Page 47 JPCIE4 M.2-P1 S-SATA5 M.2-P2 P1_AIOM P2_AIOM JAIOM1 JAIOM2 JFP2 BAR CODE LEDPWR JBT1 MAC CODE Power LED JPCIE2 JPCIE3 JLUIO2 X12DDW-A6 JRUIO2 Battery REV:1.01 MH10 MH11 CPU1 CPU2 P1_NVME1 P1_NVME0 P1_NVME3 P1_NVME2 P2_NVME1 P2_NVME0 P2_NVME3 P2_NVME2 JNVME2 JNVME1 JNVME4 JNVME3...
  • Page 48 Super X12DDW-A6 User's Manual Unit Identifier (UID) Switch and UID LED Indicator A UID switch (JUIDB1) and a rear UID LED (LE6) are located on the rear I/O panel. The front UID LED is located on pins 7 & 8 of the front panel control header (JF1). When you press the rear UID switch, both front and rear UID LEDs will be turned on.
  • Page 49: Front Control Panel

    These connectors are designed specifically for use with Supermicro chassis. See the figure below for the descriptions of the front control panel buttons and LED indicators.
  • Page 50 Super X12DDW-A6 User's Manual Power Button The Power Button connection is located on pins 1 and 2 of JF1. Momentarily contacting both pins will power on/off the system. Refer to the table below for pin definitions. Power Button Pin Definitions (JF1)
  • Page 51 Chapter 2: Installation Power Fail LED The Power Fail LED connection is located on pins 5 and 6 of JF1. Refer to the table below for pin definitions. Power Fail LED Pin Definitions (JF1) Pin# Definition 3.3V PWR Supply Fail Information LED (OH/Fan Fail/PWR Fail/UID LED) The Information LED (OH/Fan Fail/PWR Fail/UID LED) connection is located on pins 7 and 8 of JF1.
  • Page 52 Super X12DDW-A6 User's Manual NIC1/NIC2 (LAN1/LAN2) The NIC (Network Interface Controller) LED connection for LAN port 1 is located on pins 11 and 12 of JF1, and LAN port 2 is on pins 9 and 10. Attach the NIC LED cables here to display network activity.
  • Page 53 Chapter 2: Installation Power LED The Power LED connection is located on pins 15 and 16 of JF1. Refer to the table below for pin definitions. Power LED Pin Definitions (JF1) Pins Definition 3.3V PWR LED NMI Button The non-maskable interrupt (NMI) button header is located on pins 19 and 20 of JF1. Refer to the table below for pin definitions.
  • Page 54: Connectors

    Super X12DDW-A6 User's Manual 2.7 Connectors Power Connections ATX Power Supply Connector The 24-pin power supply connector (JPWR3) meets the ATX SSI EPS 12V specification. You must also connect the 8-pin 12V DC power connectors (JPWR1/JPWR2) to the power supply to provide adequate power to your system.
  • Page 55 JPCIE4 S-SATA5 M.2-P1 M.2-P2 6. FAN6 P1_AIOM P2_AIOM JAIOM1 JAIOM2 JFP2 BAR CODE LEDPWR JBT1 MAC CODE Power LED JPCIE2 JPCIE3 X12DDW-A6 JLUIO2 JRUIO2 Battery REV:1.01 MH10 MH11 CPU1 CPU2 P1_NVME1 P1_NVME0 P1_NVME3 P1_NVME2 P2_NVME1 P2_NVME0 P2_NVME3 P2_NVME2 JNVME2 JNVME1...
  • Page 56 Super X12DDW-A6 User's Manual S-SGPIO2 Header The S-SGPIO2 (Serial General Purpose Input/Output) header is used to communicate with the enclosure management chip on the backplane. Refer to the tables below for pin definitions. S-SGPIO2 Header Pin Definitions Pin# Definition Pin#...
  • Page 57 TPM associated with the hard drive is not installed in the system. The optional TPM/Port 80 is available from Supermicro. See the layout below for the location of the TPM header. Please go to the following link for more information on the TPM: http://www.supermicro.com/manuals/other/TPM.pdf.
  • Page 58 Super X12DDW-A6 User's Manual VROC RAID Key Header A VROC RAID Key header is located at JRK1 on the motherboard. Install a VROC RAID Key on JRK1 for NVMe RAID support as shown in the illustration below. Please see the notes below and refer to the layout below for the location of JRK1.
  • Page 59 JPCIE4 S-SATA5 M.2-P1 M.2-P2 P1_AIOM P2_AIOM JAIOM1 JAIOM2 JFP2 BAR CODE LEDPWR JBT1 MAC CODE Power LED JPCIE2 JPCIE3 JLUIO2 X12DDW-A6 JRUIO2 Battery REV:1.01 MH10 MH11 CPU1 CPU2 P1_NVME1 P1_NVME0 P1_NVME3 P1_NVME2 P2_NVME1 P2_NVME0 P2_NVME3 P2_NVME2 JNVME2 JNVME1 JNVME4 JNVME3...
  • Page 60 Super X12DDW-A6 User's Manual Power SMB (I C) Header The Power System Management Bus (I C) connector (JPI C1) monitors the power supply, fan, and system temperatures. Refer to the table below for pin definitions. Power SMB Header Pin Definitions...
  • Page 61 JPCIE1 JPCIE4 S-SATA5 M.2-P1 M.2-P2 P1_AIOM P2_AIOM JAIOM1 JAIOM2 JFP2 BAR CODE LEDPWR JBT1 MAC CODE Power LED JPCIE2 JPCIE3 X12DDW-A6 JLUIO2 JRUIO2 Battery REV:1.01 MH10 MH11 CPU1 CPU2 P1_NVME1 P1_NVME0 P1_NVME3 P1_NVME2 P2_NVME1 P2_NVME0 P2_NVME3 P2_NVME2 JNVME2 JNVME1 JNVME4 JNVME3...
  • Page 62 Super X12DDW-A6 User's Manual PCIe M.2 Slots The X12DDW-A6 motherboard has two PCIe M.2 slots. M.2-P1, located at JM2_1, is supported by CPU1, and M.2-P2, located at JM2_2, is supported by CPU2. M.2 allows for a variety of card sizes and offers spatial efficiency with increased functionality. The M.2 slots on this motherboard support PCIe 3.0 x2 M.2 NVMe SSDs in the 2280 form factor.
  • Page 63 JPCIE1 JPCIE4 M.2-P1 S-SATA5 M.2-P2 P1_AIOM P2_AIOM JAIOM1 JAIOM2 JFP2 BAR CODE LEDPWR JBT1 MAC CODE Power LED JPCIE2 JPCIE3 X12DDW-A6 JLUIO2 JRUIO2 Battery REV:1.01 MH10 MH11 CPU1 CPU2 P2_NVME1 P2_NVME0 P1_NVME1 P1_NVME0 P1_NVME3 P1_NVME2 P2_NVME3 P2_NVME2 JNVME2 JNVME1 JNVME4 JNVME3...
  • Page 64 Super X12DDW-A6 User's Manual PCIe SlimSAS NVME Connectors Eight PCIe 4.0 x4 SlimSAS connectors, located at JNVME1-JNVME8, offers eight NVME connections. P1_NVME0 - P1_NVME3 (JNVME1/2/3/4) are supported by CPU1, and P2_NVME0 - P2_NVME3 (JNVME5/6/7/8), CPU2. NVME connectors can be used to attach high-speed PCIe storage devices to increase system capacity.
  • Page 65 M.2-P2 P1_AIOM P2_AIOM 7. P2_PCIE0 JAIOM1 JAIOM2 8. P2_PCIE1 JFP2 BAR CODE LEDPWR JBT1 MAC CODE Power LED JPCIE2 JPCIE3 JLUIO2 X12DDW-A6 JRUIO2 Battery REV:1.01 MH10 MH11 CPU1 CPU2 P2_NVME1 P2_NVME0 P1_NVME1 P1_NVME0 P1_NVME3 P1_NVME2 P2_NVME3 P2_NVME2 JNVME2 JNVME1 JNVME4 JNVME3...
  • Page 66 Super X12DDW-A6 User's Manual I-SATA 3.0 and S-SATA 3.0 Ports The X12DDW-A6 has eight I-SATA 3.0 ports (I-SATA 0-7) and six S-SATA (S-SATA 0-3, S-SATA 4, S-SATA 5) on the motherboard. These SATA ports are supported by the C621A chipset. S-SATA 4/S-SATA 5 can be used with Supermicro SuperDOMs which are orange SATA DOM connectors with power pins built in, and do not require external power cables.
  • Page 67: Jumper Settings

    JPCIE1 JPCIE4 M.2-P1 S-SATA5 M.2-P2 P1_AIOM P2_AIOM JAIOM1 JAIOM2 JFP2 BAR CODE LEDPWR JBT1 MAC CODE Power LED JPCIE2 JPCIE3 X12DDW-A6 JLUIO2 JRUIO2 Battery REV:1.01 MH10 MH11 CPU1 CPU2 P1_NVME1 P1_NVME0 P1_NVME3 P1_NVME2 P2_NVME1 P2_NVME0 P2_NVME3 P2_NVME2 JNVME2 JNVME1 JNVME4 JNVME3...
  • Page 68 Super X12DDW-A6 User's Manual Front Control Board Signal Reset Jumper Jumper JRU1 is used to configure the signal settings for the Front Control Board (JFP1). Close pins 1 and 2 to reset the Front Control Board signals for power button use. Close pins 2 and 3 to configure JFP1 signals for UID LED use.
  • Page 69: Led Indicators

    JPCIE1 JPCIE4 S-SATA5 M.2-P1 M.2-P2 P1_AIOM P2_AIOM JAIOM1 JAIOM2 JFP2 BAR CODE LEDPWR JBT1 MAC CODE Power LED JPCIE2 JPCIE3 X12DDW-A6 JLUIO2 JRUIO2 Battery REV:1.01 MH10 MH11 CPU1 CPU2 P1_NVME1 P1_NVME0 P1_NVME3 P1_NVME2 P2_NVME1 P2_NVME0 P2_NVME3 P2_NVME2 JNVME2 JNVME1 JNVME4 JNVME3...
  • Page 70 Super X12DDW-A6 User's Manual Unit ID LED A rear UID LED indicator (LE6) is located next to the UID switch on the motherboard. This UID indicator provides easy identification of a system unit that may need service. UID LED LED Indicator...
  • Page 71 JPCIE4 M.2-P1 S-SATA5 M.2-P2 P1_AIOM P2_AIOM JAIOM1 JAIOM2 JFP2 BAR CODE LEDPWR JBT1 MAC CODE Power LED JPCIE3 JPCIE2 JLUIO2 X12DDW-A6 JRUIO2 Battery REV:1.01 MH10 MH11 CPU1 CPU2 P2_NVME1 P2_NVME0 P1_NVME1 P1_NVME0 P1_NVME3 P1_NVME2 P2_NVME3 P2_NVME2 JNVME2 JNVME1 JNVME4 JNVME3...
  • Page 72: Chapter 3 Troubleshooting

    Super X12DDW-A6 User's Manual Chapter 3 Troubleshooting 3.1 Troubleshooting Procedures Use the following procedures to troubleshoot your system. If you have followed all of the procedures below and still need assistance, refer to the ‘Technical Support Procedures’ and/ or ‘Returning Merchandise for Service’ section(s) in this chapter. Always disconnect the AC power cord before adding, changing or installing any non hot-swap hardware components.
  • Page 73 Chapter 3: Troubleshooting No Video 1. If the power is on, but you do not have video, remove all add-on cards and cables. 2. Remove all memory modules and turn on the system (if the alarm is on, check the specs of memory modules, reset the memory, or try a different one).
  • Page 74 Super X12DDW-A6 User's Manual Losing the System's Setup Configuration 1. Make sure that you are using a high-quality power supply. A poor-quality power supply may cause the system to lose the CMOS setup information. Refer to Chapter 1 for details on recommended power supplies.
  • Page 75: Technical Support Procedures

    Before contacting Technical Support, please take the following steps. Also, please note that as a motherboard manufacturer, Supermicro also sells motherboards through its channels, so it is best to first check with your distributor or reseller for troubleshooting services. They should know of any possible problems with the specific system configuration that was sold to you.
  • Page 76: Frequently Asked Questions

    BIOS revision to make sure that it is newer than your BIOS before downloading. Note: The SPI BIOS chip used on this motherboard cannot be removed. Send your motherboard back to our RMA Department at Supermicro for repair. For BIOS recovery and update instructions, please refer to the Firmware Update and Recovery Instruc- tions for the X12 Series Motherboards User's Guide posted at http://www.supermicro.
  • Page 77: Battery Removal And Installation

    Chapter 3: Troubleshooting 3.4 Battery Removal and Installation Battery Removal To remove the onboard battery, follow the steps below: 1. Power off your system and unplug your power cable. 2. Locate the onboard battery as shown below. 3. Using a tool such as a pen or a small screwdriver, push the battery lock outwards to unlock it.
  • Page 78: Returning Merchandise For Service

    Super X12DDW-A6 User's Manual 3.5 Returning Merchandise for Service A receipt or copy of your invoice marked with the date of purchase is required before any warranty service will be rendered. You can obtain service by calling your vendor for a Returned Merchandise Authorization (RMA) number.
  • Page 79: Chapter 4 Uefi Bios

    UEFI BIOS 4.1 Introduction This chapter describes the AMIBIOS™ setup utility for the X12DDW-A6 motherboard. The BIOS is stored on a chip and can be easily upgraded using the BMC WebUI or the SUM utility. Note: Due to periodic changes to the BIOS, some settings may have been added or deleted and might not yet be recorded in this manual.
  • Page 80: Main Setup

    Super X12DDW-A6 User's Manual 4.2 Main Setup When you first enter the AMI BIOS setup utility, you will see the Main setup screen. You can always return to the Main setup screen by selecting the Main tab on the top of the screen.
  • Page 81 Chapter 4: UEFI BIOS Memory Information Total Memory This feature displays the total size of memory available in the system.
  • Page 82: Advanced Setup Configurations

    Super X12DDW-A6 User's Manual 4.3 Advanced Setup Configurations Use the arrow keys to select the Advanced submenu and press <Enter> to access the submenu items: Warning: Take Caution when changing the Advanced settings. An incorrect value, an improper DRAM frequency, or a wrong BIOS timing setting may cause the system to malfunction. When this occurs, restore the setting to the manufacturer default setting.
  • Page 83 Chapter 4: UEFI BIOS Wait For 'F1' If Error Select Enabled to force the system to wait until the <F1> key is pressed if an error occurs. The options are Disabled and Enabled. INT19 Trap Response Interrupt 19 is the software interrupt that handles the boot disk function. When this feature is set to Immediate, the ROM BIOS of the host adaptors will "capture"...
  • Page 84 Super X12DDW-A6 User's Manual Restore on AC Power Loss Use this feature to set the power state after a power outage. Select Power Off for the system power to remain off after a power loss. Select Power On for the system power to be turned on after a power loss.
  • Page 85 Chapter 4: UEFI BIOS CPU Configuration  Warning: Setting the wrong values in the following sections may cause the system to malfunc- tion. Processor Configuration  The following CPU information will be displayed: • Processor BSP Revision • Processor Socket •...
  • Page 86 Super X12DDW-A6 User's Manual CPU1 Core Disable Bitmap/CPU2 Core Disable Bitmap  • Available Bitmap: The available Bitmap will displayed. Core Disable Bitmap (Hex) Enter 0 to enable this feature for all CPU cores. Enter FFFFFFFFFFF to disable this feature for all CPU cores.
  • Page 87 Chapter 4: UEFI BIOS VMX (Not Available when "Enable Intel® TXT" is set to Enable) Select Enable to enable the Intel Vanderpool Technology for Virtualization platform support, which will allow multiple operating systems to run simultaneously on the same computer to maximize system resources for performance enhancement.
  • Page 88 Super X12DDW-A6 User's Manual ---------------------------------------------------------------- Software Guard Extension (SGX) -------------------------------------------------------------- Note: For SGX to work properly, please use the CPUs that support this feature and be sure to install one CPU per channel. SGX Factory Reset (Available when TME-MT is set to Enabled and the SGX feature is supported by the CPU used in the system) Select Enabled to reset the factory default setting for SGX (Software Guard Extension).
  • Page 89 Chapter 4: UEFI BIOS Advanced Power Management Configuration  Power Technology Select Energy Efficient to support power-saving mode. Select Custom to customize system power settings. Select Disabled to disable power-saving settings. The options are Disable, Energy Efficient, and Custom. Power Performance Tuning (Available when "Power Technology" is set to Custom) Select BIOS to allow the system BIOS to configure the Power-Performance Tuning Bias setting.
  • Page 90 Super X12DDW-A6 User's Manual EIST PSD Function (Available when "SpeedStep" is set to Enable) Use this feature to configure the processor's P-State coordination settings. During a P-State, the voltage and frequency of the processor will be reduced when it is in operation. This makes the processor more energy-efficient, resulting in further energy gains.
  • Page 91 Chapter 4: UEFI BIOS CPU C State Control  Enable Monitor/Mwait Select Enable to support Monitor and Mwait, which are two instructions in Streaming SIMD Extension 3 (SSE3), to improve synchronization between multiple threads for CPU performance enhancement. The options are Enable, and Disable. CPU C6 Report (Available when "Autonomous Core C-State is set to Disable) Select Enable to allow the BIOS to report the CPU C6 state (ACPI C3) to the operating system.
  • Page 92 Super X12DDW-A6 User's Manual Chipset Configuration  Warning: Setting the wrong values in the following items may cause the system to malfunction. North Bridge  This feature allows the user to configure Intel North Bridge parameters. Uncore Configuration  This section allows the user to configure the following Uncore settings: •...
  • Page 93 Chapter 4: UEFI BIOS Link L0p Enable Select Enable for the system BIOS to enable Link L0p support which will allow the CPU to reduce the UPI links from full width to half width in the event when the CPU's workload is low in an attempt to save power.
  • Page 94 Super X12DDW-A6 User's Manual on the status of IMC (Integrated Memory Controller) Interleaving. The options are Disable, Enable SNC2 (2-clusters), and Enable SNC4 (4-clusters). XPT Prefetch Select Enable for XPT (Extended Prediction Table) Prefetch support which will allow an LLC request to be duplicated and sent to an appropriate memory controller based on the recent LLC history to reduce latency.
  • Page 95 Chapter 4: UEFI BIOS PPR Type Post Package Repair (PPR) is a new feature available for the DDR4 Technology. PPR provides additional spare capacity within a DDR4 DRAM module that is used to replace faulty cell areas detected during system boot. PPR offers two types of memory repairs. Soft Post Package Repair (sPPR) provides a quick, temporary fix on a raw element in a bank group of a DDR4 DRAM device, while hard Post Package Repair (hPPR) will take a longer time to provide a permanent repair on a raw element.
  • Page 96 Super X12DDW-A6 User's Manual Mirror Mode Use this feature to configure the mirror mode settings for all 1LM/2LM memory modules installed in the system which will create a duplicate copy of data stored in the memory to increase memory security, but it will reduce the memory capacity into half. The options are Disabled, Partial Mirror Mode, and Full Mirror Mode.
  • Page 97 Chapter 4: UEFI BIOS IOU1 (IIO PCIe Port 2) Use this feature to configure the PCIe Bifurcation setting for a PCIe port specified by the user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto. IOU3 (IIO PCIe Port 4) (Available on CPU2 Configuration) Use this feature to configure the PCIe Bifurcation setting for a PCIe port specified by the user.
  • Page 98 Super X12DDW-A6 User's Manual Interrupt Remapping (Available when "Intel® VT for Directed I/O (VT-d)" is set to Yes) If this feature is set to Yes, I/O DMA transfer remapping and device-generated interrupts will be supported. The options are Auto, Yes, and No.
  • Page 99 Chapter 4: UEFI BIOS South Bridge The following South Bridge information will display: • USB Module Version • USB Devices Legacy USB Support Select Enabled to support onboard legacy USB devices. Select Auto to disable legacy support if there are no legacy USB devices present. Select Disable to have all USB devices available for EFI applications only.
  • Page 100 Super X12DDW-A6 User's Manual Server ME (Management Engine) Configuration  This feature displays the following system ME configuration settings. • General ME Configuration • Oper. (Operation) Firmware Version • Backup Firmware Version • Recovery Firmware Version • ME Firmware Status #1/ME Firmware Status #2 •...
  • Page 101 Chapter 4: UEFI BIOS PCH SATA Configuration  PCH SATA Configuration This feature allows the BIOS to display the following information regarding SATA devices: SATA Controller This feature enables or disables the onboard SATA controller supported by the Intel PCH chip.
  • Page 102 Super X12DDW-A6 User's Manual SATA RAID Option ROM/UEFI Driver (Available when "Configure SATA as" is set to RAID) Select EFI to load the EFI driver for system boot. Select Legacy to load a legacy driver for system boot. The options are Disable, EFI, and Legacy.
  • Page 103 Chapter 4: UEFI BIOS PCH sSATA Configuration  PCH sSATA Configuration This feature allows the BIOS to display the following information regarding sSATA devices: sSATA Controller This featured enables or disables the onboard sSATA controller supported by the Intel PCH. The options are Enable and Disable.
  • Page 104 Super X12DDW-A6 User's Manual sSATA RAID Option ROM/UEFI Driver (Available when "Configure sSATA" as is set to RAID) Select EFI to load the EFI driver for system boot. Select Legacy to load a legacy driver for system boot. The options are Disable, EFI, and Legacy.
  • Page 105 Chapter 4: UEFI BIOS  Network Stack Configuration Network Stack Select Enabled to enable PXE (Preboot Execution Environment) or UEFI (Unified Extensible Firmware Interface) for network stack support. The options are Enabled and Disabled. *If "Network Stack" is set to Enabled, the following items will display: IPv4 PXE Support Select Enabled to enable IPv4 PXE boot support.
  • Page 106 Super X12DDW-A6 User's Manual Media Detect Time Use this feature to select the wait time in seconds for the BIOS ROM to detect the presence of a LAN media either via the Internet connection or a LAN port. The default is 1.
  • Page 107 Chapter 4: UEFI BIOS MAC: 3CECEF4B1784-IPv6 Network Configuration/MAC: 3CECEF4B1785-IPv6 Network Configuration Note: The IP addresses indicated above are for illustration only; each IP address is unique per system/network configuration. Enter Configuration Menu The following features will display: Interface Name Interface Type MAC address Host addresses Route Table...
  • Page 108 Super X12DDW-A6 User's Manual PCIe/PCI/PnP Configuration The following PCI information will be displayed: • PCI Bus Driver Version • PCI Devices Common Settings Above 4G Decoding (Available if the system supports 64-bit PCI decoding) Select Enabled to decode a PCI device that supports 64-bit in the space above 4G Address.
  • Page 109 Chapter 4: UEFI BIOS MMIO High Granularity Size Use this feature to select the high memory size according to memory-address mapping for the IO hub. The options are 1G, 4G, 16G, 64G, 256G, and 1024G. Maximum Read Request Select Auto for the system BIOS to automatically set the maximum size for a read request for a PCIe device to enhance system performance.
  • Page 110 Super X12DDW-A6 User's Manual  Super IO Configuration Super IO Chip AST2600  Serial Port 1 Configuration Serial Port 1 Select Enabled to enable Serial Port 1. The options are Enabled and Disabled. Device Settings (Available when "Serial Port 1" is set to Enabled) This feature displays the base I/O port address and the Interrupt Request address of Serial Port 1.
  • Page 111 Chapter 4: UEFI BIOS Serial Port Console Redirection  COM 1 Console Redirection Select Enabled to enable COM Port 1 for Console Redirection, which will allow a client machine to be connected to a host machine at a remote site for networking. The options are Enabled and Disabled.
  • Page 112 Super X12DDW-A6 User's Manual Parity A parity bit can be sent along with regular data bits to detect data transmission errors. Select Even if the parity bit is set to 0, and the number of 1's in data bits is even. Select Odd if the parity bit is set to 0, and the number of 1's in data bits is odd.
  • Page 113 Chapter 4: UEFI BIOS SOL (Serial-Over-LAN) Console Redirection (for SOL) Select Enabled to use the SOL port for Console Redirection. The options are Enabled and Disabled. *If the feature above is set to Enabled, the following items will become available for user's configuration: Console Redirection Settings ...
  • Page 114 Super X12DDW-A6 User's Manual Flow Control Use this feature to set the flow control for Console Redirection to prevent data loss caused by buffer overflow. Send a "Stop" signal to stop sending data when the receiving buffer is full. Send a "Start" signal to start data-sending when the receiving buffer is empty. The options are None and Hardware RTS/CTS.
  • Page 115 Chapter 4: UEFI BIOS Serial Port for Out-of-Band Management/Windows Emergency Management Services (EMS) The feature allows the user to configure Console Redirection settings to support Out-of- Band Serial Port management. Console Redirection (for EMS) Select Enabled to use a COM port specified by the user for EMS Console Redirection. The options are Enabled and Disabled.
  • Page 116 Super X12DDW-A6 User's Manual ACPI Settings  Use this feature to configure Advanced Configuration and Power Interface (ACPI) power management settings for your system. NUMA (Available when the OS supports this feature) Select Enabled to enable Non-Uniform Memory Access support to enhance system performance.
  • Page 117 Chapter 4: UEFI BIOS Trusted Computing (Available when a TPM device is installed  and detected by the BIOS) When a TPM (Trusted-Platform Module) device is detected in your machine, the following screen will display: • TPM 2.0 Device Found: •...
  • Page 118 Super X12DDW-A6 User's Manual SHA256 PCR Bank Select Enabled to enable SHA256 PCR Bank support to enhance system integrity and data security. The options are Enabled and Disabled. Pending Operation Use this feature to schedule a TPM-related operation to be performed by a security (TPM) device at the next system boot to enhance system data integrity.
  • Page 119 Note 1: If the option for this feature (TXT Support) is set to Enabled, be sure to dis- able EV DFX (Device Function On-Hide support when it is present in the BIOS for the system to work properly Note 2: For more information on TPM, please refer to the TPM manual at http://www. supermicro.com/manuals/other.
  • Page 120 Super X12DDW-A6 User's Manual HTTP Boot Configuration This feature allows the user to configure HTTP Boot settings. When you select this submenu and press <Enter>, the following screen will display: HTTP Boot Configuration HTTP Boot Policy Use this feature to set the HTTP Boot policy. The options are Apply to all LANs, Apply to Each LAN, and Boot Priority #1 instantly.
  • Page 121  Add an Attempt  Delete Attempts  Change Attempt Order Note: For detailed instructions on how to configure iSCSI settings, please refer to the Security Boot Configuration User's Guide posted on the web page under the link: http:// www.supermicro.com/support/manuals/.
  • Page 122 Super X12DDW-A6 User's Manual Intel® I350 Gibabit Network Connection - 3C:EC:EF:4B:17:84 Intel® I350 Gibabit Network Connection - 3C:EC:EF:4B:17:85 Note: The IP addresses shown above are for illustration only; it is unique per system. Firmware Image Properties The following items will display: •...
  • Page 123 Chapter 4: UEFI BIOS TLS Authenticate Configuration When this submenu is selected, the following items will display: Server CA Configuration This feature allows the user to configure the client certificate that is to be used by the server. Enroll Certification ...
  • Page 124 Select this feature to discard the changes you have made and exit from the system. Delete Certification  If this feature is set to Enable, the certificate enrolled in the system will be deleted. The options are Enable and Disable. supermicro.com/manuals/other.
  • Page 125 Chapter 4: UEFI BIOS Intel® Optane™ Persistent Memory Configuration  When you select this submenu and press <Enter>, the following screen will display: • Version: This feature displays the version of PMem used in the system. • Select an action below •...
  • Page 126 Super X12DDW-A6 User's Manual PMem Modules on Socket 0x0001: DIMM IO 0x0010  DIMM IO 0x0110  DIMM IO 0x0210  DIMM IO 0x0310  When you select a PMem Module from above and press <Enter>, the following items will display: •...
  • Page 127 Chapter 4: UEFI BIOS • Firmware Activate Opt-in: This feature indicates the status of the Firmware Activate Opt-in support for the PMem module. • Staged Firmware Version: This feature indicates the status of the staged firmware ver- sion of the PMem module. •...
  • Page 128 Super X12DDW-A6 User's Manual • Manufacturing Information Valid • Manufacturing Date • Manufacturing Location • Memory Type • Memory Bank Label • Data Width Label [b] • Total Width [b] • Speed [MHz] • Channel ID • Channel Position •...
  • Page 129 Chapter 4: UEFI BIOS • Max Memory Bandwidth Boost Max • Power Limit [mW] • Max Memory Bandwidth Boost Average Power Time Constant [mS] • Max Memory Bandwidth Boost Average Power Time Constant Step [mS] • Max Average Power Reporting Time Constant [mS] •...
  • Page 130 Super X12DDW-A6 User's Manual • Error Injection Enabled • Max Controller Temperature [C] • Software Triggers Enabled [0] • Software Triggers Enabled Details • Poison Error Injection Counter • Poison Error Clear Counter • Media Temperature Injections Counter • Software Triggers Counter •...
  • Page 131 Chapter 4: UEFI BIOS Monitor Health  Select this submenu to view the health status of the PMem module specified by the user. Sensor Type Use this feature to select the sensor type which you want to review. The default setting is Health.
  • Page 132 Super X12DDW-A6 User's Manual Update Firmware  Use this feature to select the firmware image to be loaded on the PMem module. Once it is loaded to the system, please reboot the system and select update for the firmware to take effect.
  • Page 133 Chapter 4: UEFI BIOS Configure Security  Use this feature to configure the security settings for all onboard PMem modules. State Select Enabled to configure the security settings for the PMem modules installed in the system. The options are Disabled and Enabled. •...
  • Page 134 Super X12DDW-A6 User's Manual Regions  Current Configuration Region ID 1  When this submenu is selected, the following items will display: • Region ID: This feature displays the Region ID of the PMem module. • DIMM ID: This feature displays the DIMM ID of the PMem module.
  • Page 135 Chapter 4: UEFI BIOS Provisioning  This section allows the user to configure the memory allocation goal for the onboard PMem memory modules. Create Goal Configuration  When this submenu is selected, the following items will display: • Create Goal Configuration for: Use this feature to select the target to create goal con- figuration for the PMem modules.
  • Page 136 Super X12DDW-A6 User's Manual Namespaces  This subsection allows the user to select a namespace to view the following information on the selected namespace Namespace ID/Name/Heath Status 0x00000201 Select this feature and press <Enter>, the following items will display: •...
  • Page 137 Chapter 4: UEFI BIOS Create Namespace  Use this submenu to create a namespace. The following information will display: Name Region ID This feature displays the Region ID of the PMem module. The options are 0x0001 and 0x0001. Mode Use this feature to set the Namespace mode. The options are None and Sector. Capacity Input Select Remaining to use the maximum memory capacity currently available as system memory capacity.
  • Page 138 Super X12DDW-A6 User's Manual Total Capacity  This feature allows the user to set the total PMem resource capacity allocated across all segments in the host server. PMem Module Capacities • This section displays the following information: • Volatile: This feature specifies Volatile information of the PMem module.
  • Page 139 Chapter 4: UEFI BIOS Diagnostics  Perform Diagnostic Tests on DIMMs When you select this submenu and press <enter>, the following items will display: Choose Diagnostics Type: This feature allows the user to choose the type of diagnostics test to be performed on the PMem module installed in the system Quick Diagnostics Select Enabled for the quick diagnostics test to be performed on the PMem module installed...
  • Page 140 Super X12DDW-A6 User's Manual Back to Main Menu Use this feature to go back to the Intel® Optane™ Persistent Memory Configuration menu. Preferences  View and/or modify user preferences Default DIMM ID This feature allows the user to view and to modify the default DIMM ID as displayed on the screen.
  • Page 141 Chapter 4: UEFI BIOS Driver Health This feature displays the following health information of a driver as detected by the BIOS: Intel® PRO/1000 Healthy Controller 6654b2698 Child 0 Heathy Intel® I350 Gigabit Network Connection Healthy...
  • Page 142: Event Logs

    Super X12DDW-A6 User's Manual 4.4 Event Logs Use this feature to configure Event Log settings. Note: After you've made any changes on a setting below, please be sure to reboot the system for the changes you've made to take effect.
  • Page 143 Chapter 4: UEFI BIOS SMBIOS Event Log Standard Settings Log System Boot Event Select Enabled to log system boot events. The options are Enabled and Disabled. MECI (Multiple Event Count Increment) Enter the increment value for the multiple event counter. Enter a number between 1 to 255. The default setting is 1.
  • Page 144: Bmc

    Super X12DDW-A6 User's Manual 4.5 BMC Use this feature to configure BMC settings. When you select this submenu and press <Enter>, the following information will display: • BMC Firmware Revision: This feature indicates the revision of the BMC (Baseboard Controller) firmware used in your system.
  • Page 145 Chapter 4: UEFI BIOS When SEL is Full This feature allows the user to determine what the BIOS should do when the system event log is full. Select Erase Immediately to erase all events in the log when the system event log is full.
  • Page 146 Super X12DDW-A6 User's Manual **Configure IPv6 Support** IPv6 Address Status: This feature displays the status of IPv6 addresses. IPv6 Support (Available when "Update BMC LAN Configuration" is set to Yes) Select Enabled for IPv6 support. The options are Enabled and Disabled.
  • Page 147: Security

    Select Enabled to freeze the Lock Security feature for HDD to protect key data in hard drives from being altered. The options are Enabled and Disabled. Note: For detailed instructions on how to configure Security Boot settings, please refer to the Security Boot Configuration User's Guide posted on the web page under the link: http://www.supermicro.com/support/manuals/.
  • Page 148 Super X12DDW-A6 User's Manual SMCI Security Erase Configuration  This section allows the user to configure the SMCI-proprietary Security Erase settings. When this section is selected, the following features will display: • HDD Name: This feature displays the name of the HDD/SATA drive that is connected to the SMCI Security Erase Configuration submenu.
  • Page 149 Note: For detailed instructions on how to configure Security Boot settings, please refer to the Security Boot Configuration User's Guide posted on the web page under the link: http://www.supermicro.com/support/manuals/. When you select this submenu and press the <Enter> key, the following items will display: •...
  • Page 150 Super X12DDW-A6 User's Manual Enroll EFI Image  Use this feature to enroll EFI images. Device Guard Ready Remove 'UEFI CA' from DB (Database)  This feature removes 'UEFI CA' from the database of the system. Restore DB (Database) Defaults ...
  • Page 151 Chapter 4: UEFI BIOS Authorized TimeStamps  This feature allows the user to set and save the timestamps for the authorized signatures which will indicate the time when these signatures are entered into the system. Select Update to update your "Authorized TimeStamps". Select Append to append your "Authorized TimeStamps".
  • Page 152: Boot

    Super X12DDW-A6 User's Manual 4.7 Boot Use this feature to configure Boot Settings: Boot Configuration Boot Mode Select Use this feature to select the type of devices from which the system will boot. The options are Legacy, UEFI (Unified Extensible Firmware Interface), and Dual.
  • Page 153 Chapter 4: UEFI BIOS Add New Boot Option This feature allows the user to add a new boot option to the boot priority features for system boot. Add Boot Option This feature allows the user to specify the name for the new boot option. Path for Boot Option Use this feature to enter the path for the new boot option in the format fsx:\path\filename.efi.
  • Page 154 Super X12DDW-A6 User's Manual Create After the driver option name and the file path are set, press <Enter> to enter to submenu and click OK to create the new boot option drive. Save After you've created a new boot option, press <Enter> to save the changes.
  • Page 155: Save & Exit

    Chapter 4: UEFI BIOS 4.8 Save & Exit Select the Save & Exit menu from the BIOS setup screen to configure the settings below. Save Options Discard Changes and Exit Select this option to exit from the BIOS setup utility without making any permanent changes to the system configuration and reboot the computer.
  • Page 156 Super X12DDW-A6 User's Manual Default Options Restore Default Values To set this feature, select Restore Default Values from the Exit menu and press <Enter> to load manufacturer default settings which are intended for maximum system performance but not for maximum stability.
  • Page 157: Appendix A Bios Post Codes

    When BIOS performs the Power On Self Test, it writes checkpoint codes to I/O port 0080h. If the computer cannot complete the boot process, a diagnostic card can be attached to the computer to read I/O port 0080h (Supermicro p/n AOC-LPC80-20). For information on AMI updates, please refer to http://www.ami.com/products/.
  • Page 158: Appendix B Software

    USB/SATA DVD drive, or a USB flash drive, or the BMC KVM console. 2. Retrieve the proper RST/RSTe driver. Go to the Supermicro web page for your motherboard and click on "Download the Latest Drivers and Utilities", select the proper driver, and copy it to a USB flash drive.
  • Page 159 Appendix B: Software 4. During Windows Setup, continue to the dialog where you select the drives on which to install Windows. If the disk you want to use is not listed, click on “Load driver” link at the bottom left corner. To load the driver, browse the USB flash drive for the proper driver files.
  • Page 160: Driver Installation

    The Supermicro website contains drivers and utilities for your system at https://www. supermicro.com/wdl/driver. Some of these must be installed, such as the chipset driver. After accessing the website, go into the CDR_Images (in the parent directory of the above link) and locate the ISO file for your motherboard. Download this file to a USB flash drive or a DVD.
  • Page 161: Superdoctor ® 5

    B.3 SuperDoctor ® The Supermicro SuperDoctor 5 is a program that functions in a command-line or web-based interface for Windows and Linux operating systems. The program monitors such system health information as CPU temperature, system voltages, system power consumption, fan speed, and provides alerts via email or Simple Network Management Protocol (SNMP).
  • Page 162: Bmc

    When logging in to the BMC for the first time, please use the unique password provided by Supermicro to log in. You can change the unique password to a user name and password of your choice for subsequent logins.
  • Page 163: Appendix C Standardized Warning Statements

    The following statements are industry standard warnings, provided to warn the user of situations where a potential bodily injury may occur. Should you have questions or experience difficulty, contact Supermicro's Technical Support department for assistance. Only certified technicians should attempt to install or configure components.
  • Page 164 Super X12DDW-A6 User's Manual Attention Danger d'explosion si la pile n'est pas remplacée correctement. Ne la remplacer que par une pile de type semblable ou équivalent, recommandée par le fabricant. Jeter les piles usagées conformément aux instructions du fabricant. ¡Advertencia! Existe peligro de explosión si la batería se reemplaza de manera incorrecta.
  • Page 165 Appendix C: Standardized Warning Statements Product Disposal Warning! Ultimate disposal of this product should be handled according to all national laws and regulations. 製品の廃棄 この製品を廃棄処分する場合、 国の関係する全ての法律 ・ 条例に従い処理する必要があります。 警告 本产品的废弃处理应根据所有国家的法律和规章进行。 警告 本產品的廢棄處理應根據所有國家的法律和規章進行。 Warnung Die Entsorgung dieses Produkts sollte gemäß allen Bestimmungen und Gesetzen des Landes erfolgen.

Table of Contents