Interpreting Data; Arbitration, Select, And Reselect Phases; Attention And Reset; Parity Error - HP 10343B Operating Manual

Scsi bus preprocessor
Table of Contents

Advertisement

Interpreting Date
Since the data going across the bus is totally dependent and defined by the
user, the HP 1Q343B inverse assemblers can only indicate whether the
data is going into the initiator (Dat_in) or out of the initiator (Datout).
The rest of the information cannot be interpreted by the HP 10343B.
Arbitration,
When an Arbitration, Select, or Reselect phase occurs, the HP 10343B
Select, and
inverse assemblers identify the phase and list the interface device that is
Reselect Phases
For example:
Arbitr ID=3
indicates that interface device 3 has started an Arbitration phase.
Attention and
The HP 10343B inverse assemblers will display the Attention bit (Atn) for
Reset
eveiy state in which the Attention bit is asserted true.
Likewise, the Reset bit (Rst) will be displayed for every state where it is
asserted true. If the Reset bit becomes true while the SCSI bus is in the
Bus Free state, the state is interpreted as "Reset Bus Free." If the Reset
bit is true as the bus enters the Bus Free state, the state is also interpreted
as "Reset Bus Free."
Parity Error
When the inverse assembler detects a parity error, it stops inverse
assembly until the next valid state and displays "• PARITY ERROR
If a parity error is detected on the first line of a command, status, or
message, then that line is not decoded. If the parity error is detected after
the first line, the command or message is decoded.
Note
Ifparity is selected for the HP 10343B and parity is not used in
your SCSI Bus system, excess parity errors will appear on the
listing display.
HP 10343B Inverse Assemblers
3-20

Advertisement

Table of Contents
loading

Table of Contents