Advertisement

Quick Links

ISL70040SEHEV2Z
The ISL70040SEHEV2Z evaluation platform is
evaluates the
ISL70040SEH
ISL70023SEH. The same board can be used to
evaluate the
ISL73040SEH
ISL73023SEH, which are the same die offered with
different radiation assurance screening. The
ISL70040SEH is designed to drive enhancement
mode Gallium Nitride (GaN) FETs in isolated
topologies and boost type configurations. It operates
across a supply range of 4.5V to 13.2V and offers
both non-inverting and inverting inputs to satisfy non-
inverting and inverting gate drive within a single
device. The ISL70040SEH has a 4.5V gate drive
voltage (V
) that is generated using an internal
DRV
regulator which prevents the gate voltage from
exceeding the maximum gate-source rating of
enhancement mode GaN FETs. The gate drive
voltage also features an undervoltage lockout (UVLO)
protection that ignores the inputs (IN/INB) and keeps
OUTL turned on to ensure the GaN FET is in an OFF
state whenever VDRV is below the UVLO threshold.
The ISL70040SEH inputs can withstand voltages up
to 14.7V regardless of the VDD voltage. This allows
the ISL70040SEH inputs to be connected directly to
most PWM controllers. The split outputs of the
ISL70040SEH offer the flexibility to adjust the turn-on
and turn-off speed independently by adding additional
impedance to the turn-on/off paths.
The ISL70023SEH is a 100V N-channel
enhancement mode GaN power transistor. GaN's
exceptionally high electron mobility and low
temperature coefficient allows for very low r
while its lateral device structure and majority carrier
diode provide exceptionally low Q
The end result is a device that can operate at a higher
switching frequency with more efficiency while
reducing the overall solution size.
UG147 Rev.1.01
Jan 9, 2023
alongside the
alongside the
,
DS(ON)
and zero Q
.
G
RR
Evaluation Board Manual
Key Features
▪ Wide V
range single
DD
• 4.5V to 13.2V
▪ Location provided for load resistors to switch the
GaN FET with a load
▪ SMA connector on the gate drive voltage to
analyze the gate waveforms.
▪ Drain/source sense test points to analyze the drain
to source waveforms.
▪ Banana jack connectors for power supplies and
drain/source connections.
Specifications
▪ V
range: 4.5V to 13.2V
DD
Related Literature
For a full list of related documents, visit our website:
▪ ISL70040SEH, ISL70023SEH, ISL73040SEH,
ISL73023SEH
device pages
© 2017-2023 Renesas Electronics
Page 1

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ISL70040SEHEV2Z and is the answer not in the manual?

Questions and answers

Summary of Contents for Intersil ISL70040SEHEV2Z

  • Page 1 Evaluation Board Manual ISL70040SEHEV2Z Key Features The ISL70040SEHEV2Z evaluation platform is evaluates the ISL70040SEH alongside the ▪ Wide V range single ISL70023SEH. The same board can be used to • 4.5V to 13.2V evaluate the ISL73040SEH alongside the ▪ Location provided for load resistors to switch the...
  • Page 2: Table Of Contents

    ISL70040SEHEV2Z Schematic Diagram ........
  • Page 3: Functional Description

    ISL70040SEHEV2Z Evaluation Board Manual Functional Description The ISL70040SEH is a single channel high speed enhanced mode GaN FET low side driver for isolated power supplies and Synchronous Rectifier (SR) applications. The inputs stage can handle inputs to the 14.7V independent of V and offers both inverting and non-inverting inputs.
  • Page 4: Undervoltage Lockout

    ISL70040SEHEV2Z Evaluation Board Manual Undervoltage Lockout The VDD pin accepts a recommended supply voltage range of 4.5V to 13.2V and is the input to the internal linear regulator. VDRV is the output of the regulator and is equal to 4.5V. VDRV provides the bias for all internal circuitry and the gate drive voltage for the output stage.
  • Page 5: Driver Power Dissipation

    ISL70040SEHEV2Z Evaluation Board Manual Driver Power Dissipation The ISL70040SEH power dissipation is dominated by the losses associated with the gate charge of the driven bridge FETs and the switching frequency. The internal bias current also contributes to the total dissipation but is usually not significant compared to the gate charge losses.
  • Page 6 ISL70040SEHEV2Z Evaluation Board Manual ▪ Keep high dv/dt nodes away from low level circuits. Guard banding can be used to shunt away dv/dt injected currents from sensitive circuits. This is especially true for control circuits that source the input signals to the ISL70040SEH ▪...
  • Page 7: Isl70040Sehev2Z Evaluation Board

    ISL70040SEHEV2Z Evaluation Board Manual ISL70040SEHEV2Z Evaluation Board Figure 2. ISL70040SEHEV2Z Evaluation Board, Top View Figure 3. ISL70040SEHEV2Z Evaluation Board, Bottom View UG147 Rev.1.01 Page 7 Jan 9, 2023...
  • Page 8: Isl70040Sehev2Z Schematic Diagram

    ISL70040SEHEV2Z Evaluation Board Manual ISL70040SEHEV2Z Schematic Diagram Figure 4. ISL70040SEHEV2Z Schematic UG147 Rev.1.01 Page 8 Jan 9, 2023...
  • Page 9: Bill Of Materials

    ISL70040SEHEV2Z Evaluation Board Manual Bill of Materials Table 2. Components Parts List Reference Designator Description Mfr Part Number SP1, SP2 Scope Probe Test Point PCB Mount Tektronix 131-4353-00 TP1-TP6, TP8, TP9 Miniature White Test Point, 100 Pad, 0.040 Thole Keystone...
  • Page 10: Board Layout

    ISL70040SEHEV2Z Evaluation Board Manual Board Layout Figure 5. Top Silkscreen Figure 6. Bottom Silkscreen UG147 Rev.1.01 Page 10 Jan 9, 2023...
  • Page 11 ISL70040SEHEV2Z Evaluation Board Manual Figure 7. Top Layer Figure 8. Bottom Layer UG147 Rev.1.01 Page 11 Jan 9, 2023...
  • Page 12: Typical Performance Curves

    ISL70040SEHEV2Z Evaluation Board Manual Typical Performance Curves ‐55°C IN PUT 2V /Div +25°C DOFF 42.8ns 43.8ns +125°C : 9.4ns OUTH/L RISE : 7.6ns 2V/Div FALL 10.0 11.0 12.0 13.0 Time (ns) Figure 9. V Short-Circuit Current vs Temperature Figure 10. Input Propagation Delay...
  • Page 13: Ordering Information

    ISL70040SEHEV2Z Evaluation Board Manual Ordering Information Part Number Description ISL70040SEHEV2Z ISL70040SEHEV2Z evaluation board Revision History Revision Date Description Applied new template. 1.01 Jan 9, 2023 Updated Page 1 description and related literature. Updated Gate Drive for N-Channel GaN FETs section.
  • Page 14 IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

Table of Contents