FabiaTech Low Power FB2503 User Manual

Isa cpu card
Table of Contents

Advertisement

Quick Links

FabiaTech Corporation
IPC Solution
Website:
http://www.fabiatech.com
Email: support@fabiatech.com
ISA CPU Card
Low Power Series
FB2503
User's Manual
SEP 2006
Version: 1.0
Part Number: FB2503

Advertisement

Table of Contents
loading

Summary of Contents for FabiaTech Low Power FB2503

  • Page 1 FabiaTech Corporation IPC Solution Website: http://www.fabiatech.com Email: support@fabiatech.com ISA CPU Card Low Power Series FB2503 User’s Manual SEP 2006 Version: 1.0 Part Number: FB2503...
  • Page 2 FabiaTech shall not be reliable for technical or editorial errors or omissions, which may occur in this document. FabiaTech shall not be reliable for any indirect, special, incidental or consequential damages resulting from the furnishing, performance, or use of this document.
  • Page 3: Table Of Contents

    Table of Content FB2503 User’s Manual......................... i Table of Content ............................iii Chapter 1 Introducing the FB2503 System Board ................... 1 Overview..............................1 Layout............................... 2 Specifications............................3 Packing List .............................. 4 Chapter 2 Hardware Installation....................... 5 Before Installation........................... 5 Hardware Features ..........................6 J17: CPU Fan Connector ....................
  • Page 4 J18 & JP1: Compact Flash Socket and Master/Slave Select........17   J13: AMR Connector ....................... 18   BUS1: PC/104 Connector ....................18   Chapter 3 Installing CRT & LVDS LCD...................... 21 LCD FLAT PANEL DISPLAY ........................21 CRT & LCD DISPLAY ..........................22 CN9, CN5 &...
  • Page 5 Trouble Shooting for Error Messages ....................61 Technical Reference ........................... 64 Real-Time Clock and Non-Volatile RAM ................64 CMOS RAM Map ........................66 I/O Port Address Map ....................... 67 Interrupt Request Lines (IRQ) ....................68 DMA Channel Map........................69 DMA Controller 2 ........................69 Serial Ports ...........................
  • Page 7: Chapter 1 Introducing The Fb2503 System Board

    Chapter 1 Introducing the FB2503 System Board Overview The FB2503 is a VIA Mark Low power processor, all in one, half-size ISA CPU card. This user’s manual provides information on the physical features, installation, and BIOS setup of the FB2503. Built to unleash the total potential of the VIA Mark Core Fusion™...
  • Page 8: Layout

    FabiaTech Corporation Layout J2 J3 J5 J6 LED1 BUS1 CN11 CN10 DIMM1...
  • Page 9: Specifications

    FabiaTech Corporation Specifications Onboard 533Mhz VIA Mark Core Fusion™ Low Power CPU. VIA Mark Core Fusion™+VT82C686B chipset. Compact size slot card with ISA expansion bus. On-board 64MB SDRAM and 1 So-DIMM socket for up to 576MB maximum. 100M/10M Ethernet with RJ-45 connector.
  • Page 10: Packing List

    FabiaTech Corporation Packing List Upon receiving the package, verify the following things. Should any of the mentioned happens, contact us for immediate service. • Unpack and inspect the FB2503 package for possible damage that may occur during the delivery process.
  • Page 11: Chapter 2 Hardware Installation

    FabiaTech Corporation Chapter 2 Hardware Installation To set up a FB2503 system board, complete the description Chapter 2 and Chapter 3. This chapter introduces the system board connectors, jumper settings and then guides you to apply them for field application.
  • Page 12: Hardware Features

    FabiaTech Corporation Hardware Features The following lists the connectors and jumpers to install the FB2503. Item Description 44-pin 2.0mm IDE 2 hard disk connector (IDC). 34-pin 2.54mm floppy connector (IDC). 40-pin 2.54mm IDE 1 hard disk connector (IDC). For Inverter connector (JST)
  • Page 13: J17: Cpu Fan Connector

    FabiaTech Corporation J17: CPU Fan Connector J2 J3 J5 J6 LED1 Description Ground BUS1 +12V Speed-In CN11 CN10 J5: Reset Header J5 is a 2-pin header for connecting to system reset bottom. Short-circuit these 2 pins to hardware reset FB2503 as well as restart system. It is similar to power off the system and then power it on again.
  • Page 14: J2: Hdd Led Header

    FabiaTech Corporation J2: HDD LED Header J2 J3 J5 J6 LED1 Pin1 Hard Disk LED+ BUS1 Hard Disk LED- Pin2 CN11 CN10 CN10, CN11: Keyboard/Mouse Connector CN11 is a standard PS/2 type keyboard connector, so any PS/2 type keyboard can plug into directly without extra adapter cable.
  • Page 15: J14: Usb Connector

    FabiaTech Corporation J14: USB Connector J14 is a 10-pin connector. Use included adapter cable (Optional) for transfering to standard double port USB connector. The upper port is USB #0 and the lower port is USB#1 J2 J3 J5 J6 LED1...
  • Page 16: Cn3, Cn1: Ide Hard Disk Connector

    FabiaTech Corporation CN3, CN1: IDE hard Disk Connector CN3 is 40-pin 2.54mm IDE hard disk connector. CN1 is 44-pin 2.0mm IDC connectors. The IDE interface has two enhanced IDE channels and supports 4 IDE devices with ultra DMA 33 and or IDE channel 1 IDE supports ultra DMA 33/66/100.
  • Page 17: Db2, Cn6: Rs232 Serial Ports 1,2 Connectors And Jumpers

    FabiaTech Corporation DB2, CN6: RS232 Serial Ports 1,2 Connectors and Jumpers The DB2 connector on bracket is 9-pin D-type male connector the serial port 2 adapter cables are used to transfer 10-pin IDC connector into standard DB9 connectors. J2 J3...
  • Page 18 FabiaTech Corporation Signal RS422 RS485 -DCD2 -DSR2 RXD2 485- -RTS2 TXD2 485+ -CTS2 -DTR2 -RI2 GROUND CASE GROUND J8: 5-pin Infrared Header J8 provides infrared signals of serial port 2. The infrared signal is used to interface with Infrared modules.
  • Page 19: J6: Temperature Sensor Header

    FabiaTech Corporation J6: Temperature Sensor Header J2 J3 J5 J6 LED1 Resistive Temperature Sensor Input Header BUS1 CN11 CN10 CN7: 26-pin Parallel Port Connector The included printer interface cable is used to transfer 26-pin connector into standard DB25 connector. J2 J3...
  • Page 20: Cn2: Floppy Connector

    FabiaTech Corporation CN2: Floppy Connector The included floppy drive interface cable is used standard 34-pin connector. The following table shows signal connections 34-pin connectors. J2 J3 J5 J6 CN2 –Floppy connector LED1 BUS1 CN11 CN10 34-pin Signal 34-pin Signal Drive Enable A...
  • Page 21: J4 & Jp2: External Battery Connector And Battery Select Jumper

    FabiaTech Corporation J4 & JP2: External Battery Connector and Battery Select Jumper J4 is used to connect an external battery pack if on-board Lithium battery is empty, and please setting JP2 properly of in-board battery or external battery .You can use JP2 to clear CMOS data.
  • Page 22: J16: Power Connector (6-Pin 2.5Mm Jst)

    FabiaTech Corporation J16: Power Connector (6-pin 2.5mm JST) J16 is the power connector for FB2503 is used with stand-alone applications. J2 J3 J5 J6 LED1 Note: This power connector is ideal for standalone applications. Signal Ground BUS1 CN11 Ground CN10...
  • Page 23: J11: Ttl I/O Connector

    FabiaTech Corporation J11: TTL I/O Connector J2 J3 J5 J6 LED1 TTL Lines Bit Location Output Line 0 Bit 6 of 84eh Output Line 1 Bit 7 of 84eh Input Line 0 Bit 6 of 84ah BUS1 Input Line 1...
  • Page 24: J13: Amr Connector

    FabiaTech Corporation J13: AMR Connector J13 provides AC97 signals for Audio and Modem functions. FB4641 (Audio Adapter Board, Optional) is recommended for your best Audio solutions. J2 J3 J5 J6 LED1 Description Description BITCLK +12v BUS1 SYNC Ground Ground CN11 +3.3V...
  • Page 25 FabiaTech Corporation PC/104 A&B Pin Signal Signal Signal Signal -IOCHK SA14 Ground -DACK1 SA13 RSTDRV DRQ1 SA12 -REFSH SA11 IRQ9 BUSCLK SA10 -5V (*1) IRQ7 DRQ2 IRQ6 -12V (*1) IRQ5 -ZWS IRQ4 +12V IRQ3 IORDY Key1 -DACK2 -MEMW SA19 -MEMR...
  • Page 26 FabiaTech Corporation...
  • Page 27: Chapter 3 Installing Crt & Lvds Lcd

    FabiaTech Corporation Chapter 3 Installing CRT & LVDS LCD This chapter describes the configuration and installation procedure of LCD and CRT displays. Both CRT and LCD displays may be used at the same time. However, each type of LCD requires different BIOS. This section describes the configuration and installation procedure using LCD display.
  • Page 28: Crt & Lcd Display

    FabiaTech Corporation LVDS/Panel Link Diagram The block diagram shows that FB2640 till needs components to be used with a LCD panel. NOTE: Be careful with the pin orientation when installing connectors and the cables. A wrong connection can easily destroy your LCD panel. The pin 1 of the cable connectors is indicated with a sticker and the pin1 of the ribbon cable usually has a different color.
  • Page 29: Cn9, Cn5 & Cn4: Lcd Connector And Power Connector

    FP16 Ground FP17 Ground FP18 +3.3V FP19 +3.3V FP20 FP21 FP22 FP23 Ground Ground SHFCLK FP (VS) LP (HS) ENVDD ENAVEE Note: If any trouble when connecting FB2503 with LCD panels, you could contact technical support division of FabiaTech Corporation.
  • Page 30 FabiaTech Corporation...
  • Page 31: Chapter 4 Bios Setup

    FabiaTech Corporation Chapter 4 BIOS Setup This chapter describes the BIOS setup. Overview BIOS are a program located on a Flash memory chip on a circuit board. It is used to initialize and set up the I/O peripherals and interface cards of the system, which includes time, date, hard disk drive, the PCI bus and connected devices such as the video display, diskette drive, and the keyboard.
  • Page 32: Bios Functions

    FabiaTech Corporation BIOS Functions On the menu, you can perform the following functions 1. Standard CMOS Setup 2. Advanced CMOS Setup 3. Advanced Chipset Setup 4. Power Management Setup 5. PCI/ Plug and Play Setup 6. Peripheral Setup 7. Hardware Monitor Setup 8.
  • Page 33: Keyboard Convention

    FabiaTech Corporation Keyboard Convention On the BIOS, the following keys can be used to operate and manage the menu: Item Function To exit the current menu or message Page Up/Page Down To select a parameter To display the help menu if you do not know the...
  • Page 34: Standard Cmos Setup

    FabiaTech Corporation STANDARD CMOS SETUP This section describes basic system hardware configuration, system clock setup and error handling. If the CPU board is already installed in a working system, you will not need to select this option anymore. Date & Time Setup Highlight the <Date>...
  • Page 35 FabiaTech Corporation You can select <AUTO> under the <TYPE> and <MODE> fields. This will enable auto detection of your IDE drives during boot up. This will allow you to change your hard drives (with the power off) and then power on without having to reconfigure your hard drive type.
  • Page 36: Advanced Cmos Setup

    FabiaTech Corporation ADVANCED CMOS SETUP This section describes the configuration entries that allow you to improve your system performance, or let you set up some system features according to your preference. Some entries here are required by the CPU board’s design to remain in their default settings.
  • Page 37 FabiaTech Corporation –3 Boot Device These fields determine where the system attempts to look for the boot drive priority for an operating system. The default procedure is to check the hard disk, and then the floppy drive, and last the CDROM.
  • Page 38 FabiaTech Corporation Available options: On, Off Default setting: On Floppy Drive Swap The field reverses the drive letter assignments of your floppy disk drives in the Swap A, B setting, otherwise leave on the default setting of Disabled (No Swap). This works separately from the BIOS Features floppy disk swap feature.
  • Page 39 FabiaTech Corporation Default setting: Absent Password Check This field enables password checking every time the computer is powered on or every time the BIOS Setup is executed. If Always is chosen, a user password prompt appears every time and the BIOS Setup Program executes and the computer is turned on. If Setup is chosen, the password prompt appears if the BIOS executed.
  • Page 40 FabiaTech Corporation C000, 32k Shadow – E000, 64k shadow These fields control the location of the contents of the 32KB of ROM beginning at the specified memory location. If no adapter ROM is using the named ROM area, this area is made available to the local bus. The settings are: 1.
  • Page 41: Advanced Chipset Setup

    FabiaTech Corporation ADVANCED CHIPSET SETUP This section describes the configuration of the board’s chipset features. Configure SDRAM Timing by SPD SPD represents Serial Presence Detect. It is an 8-bit, 2048 bits EEPROM, built on the SDRAM for 100 MHz frequencies. If the installed SDRAM supports SPD function, select SPD.
  • Page 42 FabiaTech Corporation Memory Hole This field specifies the location of an area of memory that cannot be addressed on the ISA bus. Available Options: Disabled, 15MB-16MB, 512KB-64KB Default setting: Disabled AGP Mode This field select AGP transfer’s video data speed.
  • Page 43 FabiaTech Corporation Default setting: 8 MB Boot Screen Select This field specifies which VGA display will be used when the system is boot. You can select either the LCD or the CRT booting on the VGA. Available Options: Both, LCD, and CRT...
  • Page 44 FabiaTech Corporation Default setting: Disable...
  • Page 45: Power Management

    FabiaTech Corporation POWER MANAGEMENT ACPI Aware O/S This filed specifies allow you enable Advanced Configuration and Power Management. When you use Windows/0S standby mode can set to enable. Available Options: Disabled, Enabled Default setting: Disable Power Management /APM Select Enabled to activate the chipset Power Management and APM (Advanced Power Management) features.
  • Page 46 FabiaTech Corporation Hard Disk Power Down Mode This field specifies the power conserving state that the hard disk drive enters after the specified period of hard drive inactivity has expired. Available Options: Disabled, Standby, Suspend Default setting: Disabled Standby Time Out (Minute) This field specifies the length of a period of system inactivity (like hard disk or video) while in full power on state.
  • Page 47 FabiaTech Corporation Available Options: Disabled, Enabled Default setting: Disabled RTC Alarm Date This field specifies the date of the RTC alarm. Available Options: 1, 31 Default setting: 15 RTC Alarm Hour This field specifies the hour of the RTC alarm.
  • Page 48: Pci/Plug And Play

    FabiaTech Corporation PCI/PLUG AND PLAY Plug and Plug Aware O/S Set to Yes to inform BIOS that the operating system can handle Plug and Play (PnP) devices. Available Options: Yes, No Default setting: No PCI Latency Timer This field specifies the latency timings (in PCI clock) PCI devices installed in the PCI expansion bus.
  • Page 49 FabiaTech Corporation PCI VGA Palette Snoop When Enabled is selected, multiple VGA devices operating on different buses can handle data from the CPU on each set of palette registers on every video device. Bit 5 of the command register in the PCI device configuration space is the VGA Palette Snoop bit.
  • Page 50 FabiaTech Corporation IRQ 3 –15 When I/O resources are controlled manually, you can assign each system interrupt as one of the following types, based on the type of device using the interrupt: ISA/EISA devices comply with the original PC AT bus specification, requiring a specific interrupt (Such as IRQ5 for COM1).
  • Page 51: Peripheral Setup

    FabiaTech Corporation PERIPHERAL SETUP This section describes the function of peripheral features. OnBoard FDC This field enables the floppy drive controller on the FB2503. Available Options: Disabled, Enabled and Auto Default setting: Auto OnBoard Serial Port 1 These fields select the I/O port address for each Serial port. Refer to Table 2-2.
  • Page 52 FabiaTech Corporation OnBoard Parallel Port This field selects the I/O port address for parallel port. Available Options: Auto, Disabled, 378, 278, and 3BCH Default setting: Auto EPP Version This field specifies the EPP version for the Parallel Port Mode specification used in the system and is not configurable.
  • Page 53 FabiaTech Corporation IDE Connection Cable This field specifies the select IDE use 40-pin or 40pin-80 conductor cable that can be applied when using UltraDMA/66/100 devices on CN3 IDE hard disk connector. Available Options: 40-pin, 80-pin Default setting: 40-pin OnBoard AC’97 Audio This field specifies the internal Audio Control.
  • Page 54: Hardware Monitor Setup

    FabiaTech Corporation Hardware Monitor Setup On the Hardware Monitor Setup screen, you can set up or monitor the system temperature, CPU voltage, and VIA C3 CPU Ration and CPU fan speed… System Hardware Monitor In this field, you can monitor or detect the followings items. These items are view-only and cannot be changed.
  • Page 55: Password Setup

    FabiaTech Corporation Password Setup There are two security passwords: Supervisor and User. Supervisor is a privileged person that can change the User password from the BIOS. According to the default setting, both access passwords are not set up and are only valid after you set the password from the BIOS.
  • Page 56 FabiaTech Corporation...
  • Page 57: Chapter 5 Driver And Utility

    FabiaTech Corporation Chapter 5 Driver and Utility The enclosed diskette includes FB2503 VGA driver and LAN driver. VIA 4 In 1 Driver WIN 98/2000/XP Driver Installs VIA Chipset, IRQ Routing, AGP Driver and PCI IDE Bus Master 4in 1Driver. To install the VIA 4 IN 1 driver, insert the CD ROM into the CD ROM device, and enter DRIVER>SysChip>VIA4IN1.
  • Page 58: Vga Driver For Win98/Me

    FabiaTech Corporation VGA Driver for WIN98/ME Step 1: To install the VGA driver, insert the CD ROM into the CD ROM device, and enter DRIVER>VGA>Via8606>Win98_Me. Step 2: Open the Control Panel and double-click “SYSTEM” icon and then Click the “DEVICE Manager” Tab and double click “VGA Display”.
  • Page 59: Audio Drivers

    FabiaTech Corporation Audio Drivers WIN 98_ME/WINXP_2K Driver To install the AUDIO driver, insert the CD ROM into the CD ROM device, and enter DRIVER>AUDIO>Vt686B. If your system is not equipped with a CD ROM device, copy the Audio driver from the CD ROM to CF.
  • Page 60: Watchdog Timer

    FabiaTech Corporation Watchdog Timer This section describes how to use the Watchdog Timer, including disabled, enabled, and trigger functions. The FB2503 is equipped with a programmable time-out period watchdog timer. You can use your own program to enable the watchdog timer. Once you have enabled the watchdog timer, the program should trigger the I/O every time before the timer times out.
  • Page 61: Watchdog Timer Setting

    FabiaTech Corporation Watchdog Timer Setting The watchdog timer is a circuit that may be used from your program software to detect system crashes or hang-ups. LED1 on this CPU board is the watchdog timer indicator, which is located at the upper-left corner above the USB connector.
  • Page 62: Watchdog Timer Enabled

    FabiaTech Corporation Watchdog Timer Enabled To enable the watchdog timer, you have to output a byte of timer factor to the watchdog register whose address is 76H. The following is a BASICA program, which demonstrates how to enable the watchdog timer and set the time-out period at 28 seconds.
  • Page 63: Programming Rs-485

    FabiaTech Corporation Programming RS-485 The majority communicative operation of the RS-485 is in the same of the RS-232. When the RS-485 precedes the transmission, which needs control the TXC signal, and the installing, steps are as follows: Step 1: Enable TXC...
  • Page 64 FabiaTech Corporation Initialize COM port Step 1: Initialize COM port in the receiver interrupt mode, and /or transmitter interrupt mode. (All of the communication protocol buses of the RS-485 are in the same.) Step 2: Disable TXC (transmitter control), the bit 0 of the address of offset+4 just sets “0”.
  • Page 65 FabiaTech Corporation Step 4: Disabled TXC signal, and the bit 0 of the address of offset+4 sets “0” Receive data The RS-485’s operation of receiving data is in the same of the RS-232’s. Basic Language Example a. Initial 86C450 UART OPEN “COM1:9600,m,8,1”AS #1 LEN=1...
  • Page 66 FabiaTech Corporation REM Read one character from COM1: buffer INPSTR$=INPUT$(1,#1) RETURN NOTE: The example of the above program is based on COM1 (I/O Address 3F8h). The RS-485 of the FB2503 uses COM2. If you want to program it, please refer to...
  • Page 67: Chapter 6 Technical Reference

    FabiaTech Corporation Chapter 6 Technical Reference This section outlines the errors that may occur when you operate the system, and also gives you the suggestions on solving the problems. Topic include: Trouble Shooting for Error Messages Technical Reference Trouble Shooting for Error Messages The following information informs the error messages and troubleshooting.
  • Page 68 FabiaTech Corporation CMOS CHECKSUM ERROR This error informs that the CMOS has corrupted. When the battery runs weak, this situation might happen. Please check the battery and change a new one when necessary. DISPLAY SWITCH IS SET INCORRECTLY Display switch on the motherboard can be set to either monochrome or color. This indicates the switch is set to a different setting than indicated in BIOS Setup.
  • Page 69 FabiaTech Corporation KEYBOARD ERROR OR NO KEYBOARD PRESENT When this situation happens, please check keyboard attachment and no keys being pressed during the boot. If you are purposely configuring the system without a keyboard, set the error halt condition in BIOS Setup to HALT ON ALL, BUT KEYBOARD.
  • Page 70: Technical Reference

    FabiaTech Corporation Technical Reference Real-Time Clock and Non-Volatile RAM The FB2503 contains a real-time clock compartment that maintains the date and time in addition to storing configuration information about the computer system. It contains 14 bytes of clock and control registers and 114 bytes of general purpose RAM.
  • Page 71 FabiaTech Corporation Address Description Low expansion memory byte High expansion memory byte 19-2D Reserved 2E-2F 2-byte CMOS checksum Low actual expansion memory byte High actual expansion memory byte Date century byte Information flags (set during power on) 34-7F Reserved for system BIOS...
  • Page 72: Cmos Ram Map

    FabiaTech Corporation CMOS RAM Map Register Description 00h -10h Standard AT-compatible RTC and Status and Status Register data definitions 11h – 13h Varies Equipment Bits Number of Floppy Drives 1 Drive 2 Drives Bits Monitor Type Not CGA or MDA 01 40x25 CGA...
  • Page 73: I/O Port Address Map

    FabiaTech Corporation I/O Port Address Map Each peripheral device in the system is assigned a set of I/O port addresses, which also becomes the identity of the device. There is a total of 1K-port address space available. The following table lists the I/O port addresses used on the Industrial CPU Card.
  • Page 74: Interrupt Request Lines (Irq)

    FabiaTech Corporation Interrupt Request Lines (IRQ) There are a total of 15 IRQ lines available on the Industrial CPU Card. Peripheral devices use interrupt request lines to notify CPU for the service required. The following table shows the IRQ used by the devices on the Industrial CPU Card.
  • Page 75: Dma Channel Map

    FabiaTech Corporation DMA Channel Map The equivalent of two 8237A DMA controllers are implemented in the FB2503 board. Each controller is a four-channel DMA device that will generate the memory addresses and control signals necessary to transfer information directly between a peripheral device and memory.
  • Page 76: Serial Ports

    FabiaTech Corporation Serial Ports The ACEs (Asynchronous Communication Elements ACE1 to ACE2) are used to convert parallel data to a serial format on the transmit side and convert serial data to parallel on the receiver side. The serial format, in order of transmission and reception, is a start bit, followed by five to eight data bits, a parity bit (if programmed) and one, one and half (five-bit format only) or two stop bits.
  • Page 77 FabiaTech Corporation Bit 2: Enable Receiver Line Status Interrupt (ELSI) Bit 3: Enable MODEM Status Interrupt (EDSSI) Bit 4: Must be 0 Bit 5: Must be 0 Bit 6: Must be 0 Bit 7: Must be 0 Interrupt Identification Register (IIR) Bit 0: “0”...
  • Page 78 FabiaTech Corporation Bit 6: Set Break Bit 7: Divisor Latch Access Bit (DLAB) MODEM Control Register (MCR) Bit 0: Data Terminal Ready (DTR) Bit 1: Request to Send (RTS) Bit 2: Out 1 (OUT 1) Bit 3: Out 2 (OUT 2)
  • Page 79 FabiaTech Corporation Bit 5: Data Set Ready (DSR) Bit 6: Ring Indicator (RI) Bit 7: Received Line Signal Detect (RSLD) Divisor Latch (LS, MS) Bit 0: Bit 0 Bit 8 Bit 1: Bit 1 Bit 9 Bit 2: Bit 2...
  • Page 80: Parallel Ports

    FabiaTech Corporation Parallel Ports Register Address Port Address Read/Write Register Base + 0 Write Output data Base + 0 Read Input data Base + 1 Read Printer status buffer Base + 2 Write Printer control latch Printer Interface Logic The parallel portion of the SMC37C669 makes the attachment of various devices that accept eight bits of parallel data at standard TTL level.
  • Page 81 FabiaTech Corporation Bit 7: This signal may become active during data entry, when the printer is off-line during printing, or when the print head is changing position or in an error state. When Bit 7 is active, the printer is busy and cannot accept data.
  • Page 82 FabiaTech Corporation Bit 5: Direction control bit. When logic 1, the output buffers in the parallel port are disabled allowing data driven from external sources to be read; when logic 0, they work as a printer port. This bit is write-only.
  • Page 83: Appendix

    FabiaTech Corporation Appendix A: Dimension 184.9 79.4 73.7 23.1 155.5 Unit: mm...
  • Page 84: B: Sram

    FabiaTech Corporation B: SRAM If SRAM is to be used, select a mapping memory address for it. Two addresses are provided, D400, D800. The default setting is D800. J2 J3 J5 J6 LED1 BUS1 CN11 CN10 SW1-1 Remark D400h:0 D800h:0...
  • Page 85: Sram Memory Banks

    FabiaTech Corporation SRAM memory banks This provides the information about how to access the memory on the FB2503. The FB2503 hardware divides every 8K bytes of memory into a memory bank. To access the data in the memory, you have to assign a bank number. The memory bank number starts from zero.

Table of Contents