Serial Communication Signals - FALCOM A2D-JP Description

Embedded gsm/gps-module
Table of Contents

Advertisement

Description

6.3.3 Serial communication signals

Both the configuration and timing signals, described in the previous section,
and the serial communication signals described below must be applied
according to the limits shown in table 17.
Symbol
PWRIN 3
Main power input to the JP2 (+3,3 V DC)
VIH (min)
Minimum high-level input voltage
VIH (max)
Maximum high-level input voltage
VIL (min)
Minimum low-level input voltage
VIL (max)
Maximum low-level input voltage
VOH (min)
Minimum high-level output voltage
VOH (max)
Maximum high-level output voltage
Table 17: Digital signal requirements
A2D–JP
In this state, a portion of the GPS receiver's RF circuitry is de-ener-
gized, the SRAMs are transitioned into their low power data reten-
tion state, and the RTC device is maintained. When the GPS recei-
ver is placed into this low power state through the use of the M_RST
control signal, the GPS receiver will continue to draw current from
the primary input power (PWRIN) but at a reduced level.
When the M_RST signal is subsequently asserted high by the OEM,
RF power is re-applied, a system reset is generated, and the GPS
receiver will return to its normal Operate mode.
Pins 56, 53, 54 and 51: General Purpose I/O (GPIO1, GPIO2,
GPIO3 and GPIO4)
The GPS receiver provides four General Purpose Input/Output
(GPIO) connections that are available for use by the OEM.
These GPIO connections are digital interfaces that are OEM soft-
ware programmable as inputs or outputs.
Pin 41: UTC Time Mark Pulse (TMARK)
The Time Mark output provides a one pulse-per-second (1 pps)
signal to the OEM application processor. When the GPS receiver
provides a valid navigation solution, the rising edge of each TMARK
pulse is synchronized with the UTC one second epochs to within
±300 nsec.
Pin 42: 10 kHz UTC synchronized clock
This is a 10 kHz clock waveform that is synchronized to the UTC
TMARK pulse.
This clock signal is a positive logic, buffered CMOS level output.
Parameter
Version 1.03
Limits (*)
3,135 to 3,465
volts
0.7 x PWRIN
volts
PWRIN
volts
- 0,3
volts
0,3 x PWRIN
volts
0,8 x PWRIN
volts
PWRIN
volts
GPS receiver
Units
Side 26

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the A2D-JP and is the answer not in the manual?

Questions and answers

Table of Contents