Ic Pin Function Description - Sony MDX-CA790X Service Manual

Fm/mw/lw minidisc player
Hide thumbs Also See for MDX-CA790X:
Table of Contents

Advertisement

MDX-CA790X

5-16. IC PIN FUNCTION DESCRIPTION

• SERVO BOARD IC1 CXA2523AR (RF AMP, FOCUS/TRACKING ERROR AMP)
Pin No.
Pin Name
I/O
1
I
I
I-V converted RF signal I input from the optical pick-up block detector
2
J
I
I-V converted RF signal J input from the optical pick-up block detector
3
VC
O
Middle point voltage (+1.65V) generation output terminal
4 to 9
A to F
I
Signal input from the optical pick-up detector
10
PD
I
Light amount monitor input from the optical pick-up block laser diode
11
APC
O
Laser amplifier output terminal to the automatic power control circuit
12
APCREF
I
Reference voltage input terminal for setting laser power
13
GND
Ground terminal
14
TEMPI
I
Connected to the temperature sensor Not used
TEMPR
O
15
Output terminal for a temperature sensor reference voltage Not used
16
SWDT
I
Writing serial data input from the MD DSP
17
SCLK
I
Serial data transfer clock signal input from the MD DSP
18
XLAT
I
Serial data latch pulse signal input from the MD DSP
19
XSTBY
I
Standby signal input terminal "L": standby (fixed at "H" in this set)
Center frequency control voltage input terminal of internal circuit (BPF22, BPF3T, EQ) input
20
F0CNT
I
terminal
21
VREF
O
Reference voltage output terminal Not used
22
EQADJ
I
Center frequency setting terminal for the internal circuit (EQ)
23
3TADJ
I
Center frequency setting terminal for the internal circuit (BPF3T)
24
VCC
Power supply terminal (+3.3V)
25
WBLADJ
I
Center frequency setting terminal for the internal circuit (BPF22)
26
TE
O
Tracking error signal output terminal
27
CSLED
I
Connected to the external capacitor for low-pass filter of the sled error signal
28
SE
O
Sled error signal output terminal
29
ADFM
O
FM signal output of the ADIP
30
ADIN
I
Receives a ADIP FM signal in AC coupling
31
ADAGC
I
Connected to the external capacitor for ADIP AGC
32
ADFG
O
ADIP duplex signal (22.05 kHz ± 1 kHz) output terminal
33
AUX
O
Auxiliary signal (I
34
FE
O
Focus error signal output terminal
35
ABCD
O
Light amount signal (ABCD) output terminal
36
BOTM
O
Light amount signal (RF/ABCD) bottom hold output terminal
37
PEAK
O
Light amount signal (RF/ABCD) peak hold output terminal
38
RF
O
Playback EFM RF signal output terminal
39
RFAGC
I
Connected to the external capacitor for RF auto gain control circuit
40
AGCI
I
Receives a RF signal in AC coupling
41
COMPO
O
User comparator output terminal Not used
42
COMPP
I
User comparator input terminal Not used
43
ADDC
I
Connected to the external capacitor for cutting the low band of the ADIP amplifier
44
OPO
O
User operational amplifier output terminal Not used
45
OPN
I
User operational amplifier inversion input terminal Not used
46
RFO
O
RF signal output
47
MORFI
I
Receives a MO RF signal in AC coupling
48
MORFO
O
MO RF signal output
Description
signal/temperature signal) output terminal
3
• SERVO BOARD IC4 CXD2667R (MD DSP)
Pin No.
Pin Name
I/O
1
GFS/SLD
O
GFS output or sled servo drive signal output terminal Not used
2
VDIO3
Power supply terminal (+3.3V)
3
VSIO3
Ground terminal
4
VDC0
Power supply terminal (+2.5V)
5
MNT0
I/O
Busy monitor signal input or output terminal Not used
6
MNT1
O
Busy monitor signal output terminal Not used
7
MNT2
O
Busy monitor signal output to the MD mechanism controller (reserve terminal)
8
MNT3
O
Busy monitor signal output terminal Not used
9
SWDT
I
Writing serial data input from the MD mechanism controller
10
SCLK
I
Serial data transfer clock signal input from the MD mechanism controller
11
XLAT
I
Serial data latch pulse input from the MD mechanism controller
12
VSC0
Ground terminal
13
SRDT
O
Reading serial data output to the MD mechanism controller
14
SENS
O
Internal status (SENSE) output to the MD mechanism controller
15
XRST
I
System reset signal input from the MD mechanism controller "L": reset
Subcode Q sync (SCOR) output to the MD mechanism controller
16
SQSY
O
"L" is output every 13.3 msec Almost all, "H" is output
Frequency setting terminal for the system clock
17
XTSL
I
"L": 45.1584 MHz, "H": 22.5792 MHz (fixed at "H" in this set)
18
DATAI
I
Digital audio signal input terminal when recording mode Not used
19
VDIOSC
O
Power supply terminal (+3.3V)
20
OSCI
I
System clock input terminal (22.57 MHz)
21
OSCO
O
System clock output terminal (22.57 MHz)
22
VSIOSC
Ground terminal
23
DAVSSL
Ground terminal
24
VREFL
O
Capacitor connecting terminal for reference voltage of internal D/A converter
25
AOUTL
O
L-ch analog audio signal output terminal
26
DAVDDL
Power supply terminal (+3.3V)
27
DAVDDR
Power supply terminal (+3.3V)
28
AOUTR
O
R-ch analog audio signal output terminal
29
VREFR
O
Capacitor connecting terminal for reference voltage of internal D/A converter
30
DAVSSR
Ground terminal
31
VSC1
Ground terminal
32
VDC1
Power supply terminal (+2.5V)
33
MTFLGL
O
L-ch zero-data or L-ch + R-ch zero-data detection flag output terminal Not used
34
DOUT
O
Digital audio signal output terminal when playback mode Not used
35
XINT
O
Interrupt request signal output to the MD mechanism controller
36
DADT
O
Playback data output to the D/A converter Not used
37
LRCK
O
L/R sampling clock signal (44.1 kHz) output to the D/A converter Not used
38
XBCK
O
Bit clock signal (2.8224 MHz) output to the D/A converter Not used
39
FS256
O
256Fs = 11.2896 MHz clock signal output terminal Not used
40
VDIO1
Power supply terminal (+3.3V)
41 to 44
A03 to A00
O
Address signal output terminal Not used
45
A10
O
Address signal output terminal Not used
46 to 50
A04 to A08
O
Address signal output terminal Not used
34
34
Description

Advertisement

Table of Contents
loading

Table of Contents