Table of Contents

Advertisement

Quick Links

Intel Acceleration Stack Quick Start
Guide
Intel FPGA Programmable Acceleration Card
D5005
®
®
®
Updated for Intel
Acceleration Stack for Intel
Xeon
CPU with FPGAs: 2.0
Subscribe
UG-20202 | 2019.08.05
Send Feedback
Latest document on the web:
PDF
|
HTML

Advertisement

Table of Contents
loading

Summary of Contents for Intel D5005

  • Page 1 Intel Acceleration Stack Quick Start Guide Intel FPGA Programmable Acceleration Card D5005 ® ® ® Updated for Intel Acceleration Stack for Intel Xeon CPU with FPGAs: 2.0 Subscribe UG-20202 | 2019.08.05 Send Feedback Latest document on the web: HTML...
  • Page 2: Table Of Contents

    Contents Contents 1. Introduction to the Intel FPGA Programmable Acceleration Card D5005 ....... 3 2. System Requirements and Release Installation.............. 5 2.1. Unpacking the Intel FPGA PAC................. 5 2.2. Precautions for Hardware Installation............... 6 2.3. Hardware Installation .................... 6 2.4. Setting Up the Host Machine Software..............7 2.4.1.
  • Page 3: Introduction To The Intel Fpga Programmable Acceleration Card D5005

    Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.
  • Page 4 1. Introduction to the Intel FPGA Programmable Acceleration Card D5005 UG-20202 | 2019.08.05 Related Information • Developing AFUs with the OPAE SDK • Intel FPGA SDK for OpenCL Pro Edition Programming Guide Intel Acceleration Stack Quick Start Guide: Intel FPGA Programmable...
  • Page 5: System Requirements And Release Installation

    Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.
  • Page 6: Precautions For Hardware Installation

    Do not put the Intel FPGA PAC on any metal surface during installation. • If you must put the Intel FPGA PAC down, put the card in the ESD-safe packaging. 2.3. Hardware Installation Follow these instructions to install the Intel FPGA PAC in your server.
  • Page 7: Setting Up The Host Machine Software

    3. Remove any I/O panel covers for the slot you are using. 4. Install the Intel FPGA PAC in the PCIe slot by inserting the PCIe x16 edge connector and ensuring the card retention hook is properly engaged. 5. Use the two screws provided to secure the I/O panel bracket to the server chassis.
  • Page 8: Installing The Intel Acceleration Stack Runtime Package On The Host Machine

    Edition related interface licenses (SR-IOV and Low Latency 10 Gbps Ethernet MAC/PHY). 2.4.2. Installing the Intel Acceleration Stack Runtime Package on the Host Machine Follow these instructions to extract the release package and upgrade the kernel: 1. Extract the archive file: tar xvf *rte_installer.tar.gz...
  • Page 9: Installing The Intel Acceleration Stack Development Package On The Host Machine

    2. System Requirements and Release Installation UG-20202 | 2019.08.05 2.4.3. Installing the Intel Acceleration Stack Development Package on the Host Machine Use this installation for Accelerator Functional Unit (AFU) development and compilation. 1. Extract the runtime archive file: tar xvf *dev_installer.tar.gz 2.
  • Page 10 26439 2 intel_fpga_afu,intel_fpga_fme fpga_mgr_mod 14693 1 intel_fpga_fme 2. Verify the OPAE library installation. rpm -qa | grep opae Sample output: opae-tools-extra-1.1.4-3.x86_64 opae-intel-fpga-driver-1.1.4-3.x86_64 opae-libs-1.1.4-3.x86_64 opae-tools-1.1.4-3.x86_64 opae-ase-1.1.4-3.x86_64 opae-devel-1.1.4-3.x86_64 Intel Acceleration Stack Quick Start Guide: Intel FPGA Programmable Send Feedback Acceleration Card D5005...
  • Page 11: Installing The Opae Software Package

    Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.
  • Page 12 /dev/intel-fpga-* 1> /dev/null 2>&1; then source $AOCL_BOARD_PACKAGE_ROOT/linux64/libexec/setup_permissions.sh source $OPAE_PLATFORM_ROOT/init_env.sh script must be executed after every reboot. For setup_permission.sh convenience, Intel recommends you to include it as part of the init_env.sh script. Intel Acceleration Stack Quick Start Guide: Intel FPGA Programmable Send Feedback...
  • Page 13: Identify The Fpga Interface Manager (Fim) And Bmc Firmware Version

    Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.
  • Page 14: Updating The Fim And Bmc Using The Fpgaflash Tool

    For any future updates, use the following commands to update: • FIM: sudo fpgaflash user $OPAE_PLATFORM_ROOT/hw/blue_bits/*.bin • BMC FW: sudo fpgaflash bmc_fw *.hex ® • Intel MAX 10 BMC: sudo fpgaflash bmc_img *.rpd Intel Acceleration Stack Quick Start Guide: Intel FPGA Programmable Send Feedback Acceleration Card D5005...
  • Page 15: Running Fpga Diagnostics

    Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.
  • Page 16 UG-20202 | 2019.08.05 Looking for slot Found slot Programming bitstream Writing bitstream Done Running fpga_dma_test test... PASS! Bandwidth = 12708 MB/s Finished Executing DMA Tests Built-in Self-Test Completed. Intel Acceleration Stack Quick Start Guide: Intel FPGA Programmable Send Feedback Acceleration Card D5005...
  • Page 17: Running The Opae In A Non-Virtualized Environment

    Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.
  • Page 18: Running The Hello Fpga Example

    The Acceleration Stack 2.0 Release includes the following working AFU images in the directory: $OPAE_PLATFORM_ROOT/hw/samples • dma_afu/bin/dma_afu.gbs • dma_afu/bin/streaming_dma_afu.gbs • hello_afu/bin/hello_afu.gbs • hello_intr_afu/bin/hello_intr_afu.gbs • hello_mem_afu/bin/hello_mem_afu.gbs • nlb_mode_0/bin/nlb_mode_0.gbs • nlb_mode_3/bin/nlb_mode_3.gbs • eth_e2e_e10/bin/ Intel Acceleration Stack Quick Start Guide: Intel FPGA Programmable Send Feedback Acceleration Card D5005...
  • Page 19 For information on how to compile and execute the dma_afu • Streaming DMA Accelerator Functional Unit (AFU) User Guide For information on how to compile and execute the streaming_dma_afu Intel Acceleration Stack Quick Start Guide: Intel FPGA Programmable Send Feedback Acceleration Card D5005...
  • Page 20: Running The Opae In A Virtualized Environment

    Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.
  • Page 21: Updating Settings Required For Vfs

    UG-20202 | 2019.08.05 7.1. Updating Settings Required for VFs To use SR-IOV and pass a VF to a virtual machine, you must enable the Intel IOMMU driver on the host. Complete the following steps to enable the Intel IOMMU driver: 1.
  • Page 22: Running The Hello Fpga Example On Virtual Machine

    This section assumes that you have set up the Virtual Machine (VM) and connected to the virtual function (VF) Device with ID 0b2c. On the virtual machine, install the Intel FPGA Driver and OPAE Software. Refer to Installing the Release on the Host for instructions.
  • Page 23: Disconnecting The Vf From The Vm And Reconnecting To The Pf

    5. Set to 0 VFs and disable SR-IOV: sudo sh -c "echo 0 > $pci_path/sriov_numvfs" 6. Assign the port to PF using fpgaport tool: sudo fpgaport assign /dev/intel-fpga-fme.* 0 Intel Acceleration Stack Quick Start Guide: Intel FPGA Programmable Send Feedback Acceleration Card D5005...
  • Page 24: Document Revision History For Intel Acceleration Stack Quick Start Guide

    Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.
  • Page 25: Handling Graceful Thermal Shutdown

    Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.
  • Page 26 PCIe address (For example: -S, -B, -D, -F), monitors all Intel pacd FPGA PACs matching the PCIe address components specified. For example, if you specify -B 5 only, all Intel FPGA PACs on PCIe bus 5 becomes monitored. • Sensor Threshold—The thresholds are global, so specifying -T 11:95.0:93.0 monitors sensor 11 on all selected Intel FPGA PACs.
  • Page 27 8. To stop the service: systemctl stop pacd.service For more information about the tool, refer to the Open Programmable pacd Acceleration Engine - Documentation web page on GIT. Intel Acceleration Stack Quick Start Guide: Intel FPGA Programmable Send Feedback Acceleration Card D5005...
  • Page 28: Troubleshooting Frequently Asked Questions (Faq)

    Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.
  • Page 29: Which Environment Variables Are Required

    If it is not detected, remove the card and then plug it back in again. 2. Reinstall OPAE by following steps listed the Installing the OPAE Software section. Intel Acceleration Stack Quick Start Guide: Intel FPGA Programmable Send Feedback Acceleration Card D5005...

Table of Contents