Table of Contents
Advertisement
1.5 Motherboard Layout
Below is a layout of the X11DDW-L with jumper, connector and LED locations shown. See
the table on the following page for descriptions. For detailed descriptions, pinout information
and jumper settings, refer to Chapter 4.
JSXB1_1
JM2_1
CPU2 PCI-E 3.0 x16
LE3
I-SATA4~7
I-SATA0~3
S-SATA0~3
JNVI2C2
T-SGPIO1
SRW1
P1_NVME1 (-NT)
CPU1+CPU2 PCI-E 3.0 x16
JSXB1_3
JRK1
JL1
JRK1
JL1
JNVI2C2
JP3
P2 DIMM
JNVI2C2
FAN6
FAN6
P2_NVME1 (-NT)
LE1
JUIDB1
JPME1
JPME2
LE1
JUIDB1
C
A
JM2_1
LE3
S-SATA 0~3
S-SGPIO2
SRW1
BIOS LICENSE
MAC CODE
X11DDW-L
REV:1.02
DESIGNED IN USA
P1 DIMM
P2 DIMM
FAN5
FAN5
CPU2
P2_NVME0 (-NT)
Figure 1-4. Motherboard Layout
13
Chapter 1: Introduction
IPMI LAN
USB0/1
LAN1
LAN2
USB2/3`
VGA
VGA
USB2/3
(3.0)
LAN2
LAN1
IPMI_LAN
USB0/1(3.0)
10G PHY
C620
BMC
I-SATA 0~3
I-SATA 4~7
JBT1
LEDM1
BAR CODE
JSDCARD1
BT1
JAOM
PWRRST
PS
UID
NIC
NIC HDD
PWR
X NMI
ON
FAIL
LED
2
1
LED
LED
P1 DIMM
FAN4 FAN3
FAN4 FAN3
CPU1
FAN2 FAN1
S-SATA5
JIPMB1
JPG1
JWD1
S-SATA4
JSTBY1
JSTBY1
USB4/5
JBT1
LEDM1
JVRM1
JVRM2
JTPM1
JD1
JBMC DEBUG
JF1
JF1
LE2
LE2
JP2
JSDCARD1
P1_NVME0 (-NT)
BT1
JPI2C1
JPWR3
JPWR1
JPWR2
FAN2 FAN1
Advertisement
Table of Contents
