Marantz PM7000N Service Manual page 30

Network integrated amplifier
Hide thumbs Also See for PM7000N:
Table of Contents

Advertisement

PIN
5-V
NO.
NAME
I/O
TOLERANT
35
RXIN1
I
Yes
Biphase signal, input 1, built-in coaxial amplifier
36
VDDRX
Power supply, 3.3 V (typ.), for RXIN0 and RXIN1.
37
RXIN0
I
Yes
Biphase signal, input 0, built-in coaxial amplifier
38
GNDRX
-
-
Ground, for RXIN
39
XTI
I
No
Oscillation circuit input for crystal resonator or external XTI clock source input(5)
40
XTO
O
No
Oscillation circuit output for crystal resonator
41
AGND
Ground, for PLL analog
42
VCC
Power supply, 3.3 V (typ.), for PLL analog
43
FILT
O
No
External PLL loop filter connection terminal; must connect recommended filter
44
VCOM
O
No
ADC common voltage output; must connect external decoupling capacitor
45
AGNDAD
Ground, for ADC analog
46
VCCAD
Power supply, 5.0 V (typ.), for ADC analog
47
VINL
I
No
ADC analog voltage input, left channel
48
VINR
I
No
ADC analog voltage input, right channel
(1) Schmitt trigger input
(2) Schmitt trigger input
(3) Open-drain configuration in I2C mode
(4) Onboard pull-down resistor (50 k Ω , typical)
(5) CMOS Schmitt trigger input
PCM9211 BLOCK DIAGRAM
www.ti.com
BLOCK DIAGRAM
FILT
AUXIN 0
RXIN 0
RXIN0
RXIN 1
RXIN1
PLL
RXIN 2
RXIN2
RXIN 3
RXIN3
RXIN 4/ASCKI 0
RXIN4
RXIN 5/ABCKI 0
RXIN5
Clock/ Data
Recovery
RXIN 6/ALRCKI 0
RXIN6
RXIN 7/ADIN0
RXIN7
MPIO_ A0
RXIN8
Lock Detection
MPIO_ A1
RXIN9
MPIO_ A
MPIO_ A2
RXIN10
SELECTOR
MPIO_ A3
RXIN11
RECOUT 0
DITOUT
RECOUT 1
ADC
VINL
ADC Mode
ADC
VINR
Control
VCOM
Com. Supply
MPIO _C0
ADC Standalone
MPIO _C1
MPIO_ C
MPIO _C2
SELECTOR
AUXIN1
MPIO _C3
ADC Clock
(SCK /BCK/LRCK)
Divider
XTI
XTO
OSC
XMCKO
(To MPIO _A & MPO0/1 )
XMCKO
Divider
MC /SCL
MDI /SDA
Function
DIR CS
2
SPI/I C
Control
( 48-bit)
MDO /ADR 0
INTERFACE
MS/ADR 1
GPIO/GPO
DIT CS
Data
( 48-bit)
RST
Reset
and Mode
ADC
DIR
MODE
Set
ANALOG
ANALOG
VCCAD
AGNDAD
VCC
Copyright © 2010, Texas Instruments Incorporated
DESCRIPTION
PCM9211
SBAS495 – JUNE 2010
AUTO
RXIN7
DIR
DIR
SCKO
DOUT
ADC
MAIN
BCK
OUTPUT
AUXIN0
LRCK
SCKO/ BCK/LRCK
PORT
AUXIN1
DOUT
Lock :DIR
AUXIN2
Unlock:ADC
AUTO
DIR
ADC
DIT
AUXIN0
AUXIN1
AUXIN2
RECOUT0
MPO 0
RECOUT1
MPO0/1
SELECTOR
MPO 1
DITOUT
AUTO
MPIO_B0
DIR
ADC
MPIO_B1
AUXOUT
MPIO _B
MPIO_B2
AUXIN0
SELECTOR
AUXIN 2
MPIO_B3
AUXIN1
SBCK /SLRCK
Secondary BCK / LRCK
( to MPIO_A )
Divider
Selector
EXTRA DIR FUNCTIONS
REGISTER
ERROR /INT0
DIR
DIR
ERROR DETECTION
NPCM /INT1
P and P
f Calculator
C
D
S
Non-PCM DETECTION
f Calculator
S
MPIO_ A
All Port
Flags
DIR Interrupt
f Calculator
S
MPIO_ B
DTS-CD/LD Detection
Validity Flag
MPIO_ C
User Data
MPO0
POWER SUPPLY
Channel Status Data
MPO1
BFRAME Detection
DIR
ALL
Interrupt System
ANALOG
AGND
VDDRX
GNDRX
DVDD
DGND
Submit Documentation Feedback
9
LC89091JA (DIGITAL : IC108)
PIN Functions
*Pin.2 and Pin 6 configure an open-drain output.
*Pin.2 needs a pull-up resistor when using microcontroller interface.
*Pin.6 needs a pull-up resistor when set to the output.
30
Table 5.1: Pin Functions

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents