Chip Configuration - Asus Terminator P4 533 User Manual

Barebone system
Table of Contents

Advertisement

4.4.1

Chip Configuration

SDRAM Configuration [By SPD]
This parameter allows you to set the optimal timings for items 2–5,
depending on the memory modules that you are using. The default setting
is [By SPD], which configures items 2–5 by reading the contents in the
SPD (Serial Presence Detect) device. The EEPROM on the memory
module stores critical information about the module, such as memory type,
size, speed, voltage interface, and module banks.
Configuration options: [User Defined] [By SPD]
NOTE
The SDRAM parameters (items 2~5) become configurable only when
you set the SDRAM Configuration to [User Defined].
SDRAM CAS Latency [2T]
This item controls the latency between the SDRAM read command and
the time the data actually becomes available.
SDRAM RAS to CAS Delay [3T]
This item controls the latency between the SDRAM active command and
the read/write command.
SDRAM RAS Precharge Time [3T]
This item controls the idle clocks after issuing a precharge command to
the SDRAM.
70
Chapter 4: BIOS information

Advertisement

Table of Contents
loading

This manual is also suitable for:

Terminator p4

Table of Contents