Table of Contents
Advertisement
Written data row for each host CPU type are as follows.
Host CPU type
8-bit connection
LittleEndian
8-bit connection
BigEndian
16-bit connection
LittleEndian
16-bit connection
BigEndian
* Access sequence in the case of 8-bit connection: low-order port → high-order port
S1S60000 returns the "ok" status (0x0303). Setting at the "0x4814" part of 16-bit to 31-bit of the MAC address
is complete.
At last, write the remaining "0x0123" of the MAC address at the offset address 03h of the internal register. In
the same manner, write the "send" command (0x0401), read the "write" status (0x0401), and write the option
parameters. The sequence number has been set to 4 in increment by 1.
Write the following data row to the data port. The difference from the second setting is the offset addresses of
internal register at BYTE 6 and 7 and the MAC address at BYTE 14 and 15 (the hatched areas of the table).
BYTE
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
When the option parameters are stored in the memory, BYTE0 in Table 4.7 is set to the low-order address of the
memory.
Write data row for each host CPU type are as follows.
S1S60000 Application Note No.2 (Rev.1.1)
Table 4.6 Data row for each host CPU type
0x00,0x00,0x00,0x00,0x01,0x04,0x00,0x02,0x00,0x00,0x00,0x00,0xff,0xff,0x14,0x48
0x00,0x00,0x00,0x00,0x01,0x04,0x00,0x02,0x00,0x00,0x00,0x00,0xff,0xff,0x14,0x48
0x0000,0x0000,0x0401,0x0200,0x0000,0x0000,0xffff,0x4814
0x0000,0x0000,0x0104,0x0002,0x0000,0x0000,0xffff,0x1448
Table 4.7 Send command option parameters
Write data
Contents
0x00
Transmission data
0x00
0x00
Flag
0x00
Fixed value
0x01
Operation
0x04
Object
0x00
Offset
0x03
0x00
Fixed value
0x00
0x00
0x00
0xff
Bit mask
0xff
0x23
Bit pattern
0x01
4. MAC ADDRESS SETTING
Data row
Comment
In the case of internal register, there is no
data following the command options.
0 when the SYSTEM communication end
point is accessed.
Write (Write to the internal register)
Internal register of S1S60000
Internal register/offset address
0x0003
Fixed value 0 when the internal register is
accessed
Specify 1 as the operation object bit.
Write value (the subsequent MAC address
0123)
EPSON
11
Advertisement
Table of Contents
