Cpu Configuration - Aaeon PICO-WHU4 User Manual

Table of Contents

Advertisement

3.4.2

CPU Configuration

Options Summary
Active Processor Cores
Number of cores to enable in each processor package.
Intel (VMX) Virtualization
Technology
When enabled, a VMM can utilize the additional hardware capabilities
provided by Vanderpool Technology.
C-States
Enable/Disable C States.
EIST™
Enable/Disable Intel SpeedStep.
Intel(R) SpeedStep(tm)
Allows more than two frequency ranges to be supported.
Chapter 3 – AMI BIOS Setup
All
Optimal Default, Failsafe Default
1
Disabled
Enabled
Optimal Default, Failsafe Default
Disabled
Enabled
Optimal Default, Failsafe Default
Disabled
Enabled
Optimal Default, Failsafe Default
Disabled
Enabled
Optimal Default, Failsafe Default
41

Advertisement

Table of Contents
loading

Table of Contents