Denon AVR-X6200W Service Manual page 52

Integrated network av receiver
Hide thumbs Also See for AVR-X6200W:
Table of Contents

Advertisement

AVR-X6200W DIGITAL AUDIO/NETWORK BLOCK DIRAGRAM
fig.13a
DIGITAL PCB BLOCK
Wireless Network
Input
WLAN Antenna
WLAN&BT Antenna
Wired Network
Input
Netowrk Module
CY920
USB-A
CY920_VBUSdata(8bit)
Input (FRONT)
iPod
Coprocessor
I2S/DSD_HDMIRX
INPUT
SPDIF_HDMIRX
INPUT
I2S_HDMITX
OUTPUT
SPDIF_Z2HDMI
INPUT
CY920_VBUclk
OUTPUT
CY920_VBUSdata(8bit)
OUTPUT
OPT1
OPT2
COAX1
COAX2
DENONLinkHD
FCXO-05
FCXO-05
24.576MHz
25.0MHz
Ref clock Sel.
fs Assign Sel.
I2S_CY920
DSD_CY920
DLHD
DENON Link HD
Generator Module
CY920_VBUclk
REFCLK
Main DIR
I2S/DSD_HDMIRX
PCM9211
SPDIF_HDMIRX
I2S_HDMITX
COAX1
COAX2
SPDIF_Z2HDMI
OPT1
OPT2
SPDIF_HDMIRX
SPDIF_Z2HDMI
CY920_VBUclk
CY920_VBUSdata(8bit)
OPT1
OPT2
Z2_SPDIF
ZONE2 DIR
COAX1
LC89091JH
COAX2
DLHD
Z3_SPDIF
ZONE3 DIR
LC89091JH
SDRAM
FLASH
SDRAM
FLASH
1st DSP
2nd DSP
ADSP-21487
ADSP-21487
Jitter Reducer PLL
CS2100
1/2
1/4
Div.
Div.
DSP1_IN_LRCK
DSP1 INPUT MUX
I2S_HDMIRX
DSP1_IN
1
2
DSD_HDMIRX
1
2
I2S_CY920
1
2
DSD_CY920
1
2
DIR_I2S
1
2
I2S_HDMITX
ZONE2 I2S MUX
I2S_CY920
ZONE2
Z2DAC_I2S
1
Mute Logic
3
2
ZONE3 I2S MUX
ZONE3
Z3DAC_I2S
1
Mute Logic
3
2
ADCCLK
SDATA
Z2_SPDIF
Z3_SPDIF
Z2DIR_I2S
Z3DIR_I2S
52
SDRAM
FLASH
SDRAM
FLASH
3rd DSP
4th DSP
ADSP-21487
ADSP-21487
Main ZONE
Mute Logic
DSP3 INPUT MUX
1
3
DAC INPUT MUX
2
1
3
2
Audio PLD
5M570ZF256C5N
6
7
DA_FL
OUTPUT
5
3
1
DA_FR
OUTPUT
2
6
7
DA_C
OUTPUT
5
3
MAIN DAC1
1
DA_SW1
OUTPUT
2
6
PCM1690
7
DA_SW2
OUTPUT
5
3
1
DA_RSV
OUTPUT
2
6
7
DA_SL
OUTPUT
5
3
1
DA_SR
OUTPUT
2
6
7
DA_SBL
OUTPUT
5
3
1
DA_SBR
OUTPUT
2
6
7
DA_FHL
OUTPUT
5
3
MAIN DAC2
1
DA_FHR
OUTPUT
2
6
PCM1690
7
DA_FWL
OUTPUT
5
3
1
DA_FWR
OUTPUT
2
MAIN ADC
ADIN_FL
INPUT
AK5358B
ADIN_FR
INPUT
ZONE2 DAC
OUTPUT
Z2DA_L
PCM5100
Z2DA_R
OUTPUT
ZONE2 DAC
Z3DA_L
OUTPUT
PCM5100
OUTPUT
Z3DA_R

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents