6.6.1 Interrupt Disable/Enable Instructions, Interrupt Program Mask - Mitsubishi MELSEC-Q Series Programming Manual

Hide thumbs Also See for MELSEC-Q Series:
Table of Contents

Advertisement

EI
Releases the disable interrupt status of the DI instruction, and enables the execution of the
interrupt program with the interrupt pointer number which is allowed by the IMASK
instruction and the fixed cycle execution type program.
When the IMASK instruction is not executed, I32 to I47 are disabled.
Sequence program
Sequence program
In
Interrupt program
IMASK
(1) Enables/disables the execution of the interrupt program marked by the specified interrupt
pointer by using the bit pattern of 16 points from the device specified for
• 1(ON)...... Interrupt program execution enabled
• 0(OFF).... Interrupt program execution disabled
(2) The interrupt pointer numbers corresponding to each bit are as shown below.
b15
b14 b13 b12 b11 b10 b9
s
I15 I14
I13 I12 I11 I10
s
+ 1
I31 I30 I29 I28 I27 I26
s
+ 2
I47 I46 I45 I44 I43 I42
s
+ 3
I63 I62 I61 I60 I59 I58 I57 I56 I55 I54 I53 I52
s
+ 4
I79 I78 I77 I76 I75 I74
s
+ 5
I95 I94 I93 I92 I91 I90
s
+ 6
I111 I110 I109 I108 I107 I106 I105 I104 I103 I102 I101 I100 I99 I98 I97 I96
s
+ 7
I127 I126 I125 I124 I123 I122 I121 I120 I119 I118 I117 I116 I115 I114 I113 I112
s
+ 8
I143 I142 I141 I140 I139 I138 I137 I136 I135 I134 I133 I132 I131 I130 I129 I128
s
+ 9
I159 I158 I157 I156 I155 I154 I153 I152 I151 I150 I149 I148 I147 I146 I145 I144
s
+10
I175 I174 I173 I172 I171 I170 I169 I168 I167 I166 I165 I164 I163 I162 I161 I160
s
+11
I191 I190 I189 I188 I187 I186 I185 I184 I183 I182 I181 I180 I179 I178 I177 I176
s
+12
I207 I206 I205 I204 I203 I202 I201 I200 I199 I198 I197 I196 I195 I194 I193 I192
s
+13
I223 I222 I221 I220 I219 I218 I217 I216 I215 I214 I213 I212 I211 I210 I209 I208
s
+14
I239 I238 I237 I236 I235 I234 I233 I232 I231 I230 I229 I228 I227 I226 I225 I224
s
+15
I255 I254 I253 I252 I251 I250 I249 I248 I247 I246 I245 I244 I243 I242 I241 I240
(3) When the power is turned ON or when the CPU module has been reset, the execution of
interrupt programs I0 to I31, I48 to I225 is enabled, and the execution of interrupt programs
I32 to I47 is disabled.
(4) The status of devices
and SD781 to SD793 (storage area for the IMASK instruction mask pattern).
(5) Although the special registers are separated as SD715 to SD717 and SD781 to SD793,
device numbers should be specified as

6.6.1 Interrupt disable/enable instructions, interrupt program mask

DI
Even when the interrupt factor is occurred in the DI to EI
instruction loop, the interrupt program is set on hold until
the process in the DI to EI instruction loop is completed.
EI
b8
b7
b6
b5
b4
b3
I9
I8
I7
I6
I5
I4
I3
I25 I24 I23 I22 I21 I20
I19 I18 I17 I16
I41 I40 I39 I38 I37 I36
I35 I34 I33 I32
I51 I50 I49 I48
I73 I72 I71 I70 I69
I68
I67 I66 I65 I64
I89 I88 I87 I86 I85 I84
I83 I82 I81 I80
,
+1,
+2, and
+3 to
s
s
s
s
to
+15 successively.
s
s
6.6 Program Execution Control Instructions
s
b2
b1
b0
I2
I1
I0
+15 are stored to SD715 to SD717
s
DI, EI, IMASK
.
6
6-143

Advertisement

Table of Contents
loading

This manual is also suitable for:

Qcpu

Table of Contents