Bios Power-On Self-Test (Post) Checkpoints; About Post Code Checkpoint Memory Testing; Viewing Post Code Checkpoints - Sun Oracle Sun Blade X3-2B Service Manual

BIOS Power-On Self-Test (POST) Checkpoints

This section explains POST code checkpoint testing, provides methods to view POST
checkpoint codes, lists the POST code checkpoints, and describes how to configure POST code
checkpoint options.
The following sections are covered:
"About POST Code Checkpoint Memory Testing " on page 113
■
"Viewing POST Code Checkpoints" on page 113
■
"POST Code Checkpoint Reference" on page 115
■

About POST Code Checkpoint Memory Testing

The system BIOS provides a basic power-on self-test (POST) during start up. When the server
module is powered on or booted, it goes through a series of hardware tests called checkpoints.
During POST code checkpoint testing, the BIOS tests the basic devices required for the server to
operate. A series of checkpoint codes indicates POST progress.
The BIOS POST checkpoint memory testing is performed as follows:
1. The first megabyte of DRAM is tested by the BIOS before the BIOS code is shadowed (that
is, copied from ROM to DRAM).
2. Once executing out of DRAM, the BIOS performs a simple memory test.
3. The BIOS polls the memory controllers for both correctable and non-correctable memory
errors and logs those errors into the SP.
4. The message BMC Responding appears at the end of POST.

Viewing POST Code Checkpoints

You can view the BIOS POST codes locally using a local console, or remotely using the Oracle
ILOM web interface or the CLI. Choose one of the following local or remote methods:
"View BIOS POST Code Checkpoints Using Oracle ILOM Web Interface" on page 114
■
"View BIOS POST Code Checkpoints Using Oracle ILOM CLI" on page 114
■
113