Table of Contents
Advertisement
IC BLOCK DIAGRAMS
IC413 MT28F800B3WG-10T
47
BYTE#
I/O
CONTROL
LOGIC
1~8
16~25
48
A0~A18/
(A19)
A9
14
WP#
26
CE#
28
COMMAND
OE#
EXECUTION
11
WE#
12
RP#
37
V
CC
13
V
PP
IC414 24LC64T-I/SN
A0 A1 A2 WP
I/O
CONTROL
LOGIC
I / O
4
VSS
8
VCC
5
6
SDA
SCL
IC417 DS1708SESA
4
+
IN
-
T.C.
REFERENCE
2
V
CC
1
PBRST
6
ADDR.
19
BUFFER/
LATCH
ADDR.
POWER
COUNTER
(CURRENT)
CONTROL
STATE
MACHINE
LOGIC
V
PP
SWITCH/
PUMP
STATUS
REGISTER
1
2
3
7
HV GENERATOR
MEMORY
EEPROM ARRAY
CONTROL
XDEC
LOGIC
PAGE LATCHES
YDEC
SENSE AMP
R/W CONTROL
DIGITAL
SAMPLER
DIGITAL
SAMPLER
DIGITAL
DELAY
LEVEL SENSE
AND
DEBOUNCE
16KB BOOT BLOCK
8KB PARAMETER BLOCK
10
8KB PARAMETER BLOCK
96KB MAIN BLOCK
9
128KB MAIN BLOCK
128KB MAIN BLOCK
128KB MAIN BLOCK
128KB MAIN BLOCK
128KB MAIN BLOCK
128KB MAIN BLOCK
128KB MAIN BLOCK
Y-
Y-SELECT GATES
DECODER
SENSE AMPLIFIRES
WRITE/ERASE-Bit
COMPARE AND VERLLY
IDENTIFICATION
REGISTER
TRUE TABLE
E
E
1
2
H
X
X
H
X
X
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H = HIGH Viltage Level
L = LOW Viltage Level
X = Immaterial
IC418 SI-3025LS
5
NMI
3
IN(MIC)
7
RST
4
8
Vc
RST
INPUT
8
8
BUFFER
INPUT
7
BUFFER
INPUT
BUFFER
A-1
INPUT DATA
LATCH/MUX
16
Q15
OUTPUT
BUFFER
OUTPUT
7
BUFFER
8
OUTPUT
MUX
BUFFER
8
IC415 74VHCT138AMTC
A
A
A
2
1
0
E
E
E
1
2
3
3
2
1
4
5
6
7
9
10
11
12
13
14
O
O
O
O
O
O
O
7
6
5
4
3
2
1
Inputs
Outputs
E
A
A
A
O
O
O
O
3
0
1
2
0
1
2
3
H
X
X
X
X
H
H
H
X
X
X
X
H
H
H
H
H
L
X
X
X
H
H
H
H
L
L
L
L
H
H
H
L
H
H
L
L
H
H
H
H
L
H
L
H
H
L
H
H
H
H
H
L
H
H
L
H
L
L
H
H
H
H
H
H
H
H
L
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
H
H
H
IN(PTr)
1
T
S
D
45
DQ15/
(A-1)
30,32
34,36
39,41
43
DQ8~DQ14
7
29,31
33,35
38,40
42,44
8
DQ0~DQ7
15
O
0
O
O
O
O
4
5
6
7
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
L
H
H
H
H
L
H
H
H
H
L
7,8
Vout
5,6
GND
Advertisement
Table of Contents
