Sony DSR-DR1000 Service Manual page 65

Video disk recorder
Hide thumbs Also See for DSR-DR1000:
Table of Contents

Advertisement

UPD61051GD-LML (NEC)
MPEG2 AUDIO/VIDEO ENCODER
—TOP VIEW—
157
160
165
170
175
180
185
190
195
200
205
208
PIN
PIN
I/O
SIGNAL
I/O
SIGNAL
NO.
NO.
1
V
53
I
ISCLK/ISSTB
CC2
2
I
AMCLK
54
I
ISVLD
3
GND
55
O
ISREQ
4
I/O
OALRCK
56
O
OS0/FA6
5
I/O
OABCK
57
O
OS1/FA7
6
I/O
OABD
58
O
OS2/FA8
7
I
IALRCK
59
O
OS3/FA9
8
I
IABCK
60
V
CC2
9
I
IABD
61
O
OS4/FA10
10
GND
62
GND
IVFLD
OS5/FA11
11
I
63
O
IVHSYNC
12
I
64
O
OS6/FA12
13
V
65
O
OS7/FA13
CC2
IVVSYNC
14
I
66
O
OSCLK/OSSTB
15
GND
67
O
OSSYNC
16
I
IVIN0
68
O
OSVLD/OSRDY
17
I
IVIN1
69
V
CC3
OSREQ
18
I
IVIN2
70
I
19
I
IVIN3
71
V
CC2
20
I
IVIN4
72
I/O
MD23
21
I
IVIN5
73
GND
22
I
IVIN6
74
GND
23
I
IVIN7
75
I/O
MD22
24
V
76
I/O
MD21
CC2
25
I
IVCLK
77
I/O
MD20
26
GND
78
I/O
MD19
27
GND
79
I/O
MD18
28
I
SCLK
80
I/O
MD17
29
I
PSTOP
81
I/O
MD16
30
PV
82
V
CC2
CC2
31
PGND
83
I/O
MD24
32
PV
84
GND
CC2
33
PGND
85
I/O
MD25
34
I
STCLK
86
V
CC3
35
GND
87
I/O
MD26
36
V
88
GND
CC2
37
GND
89
I/O
MD27
38
GND
90
I/O
MD28
39
V
91
I/O
MD29
CC3
40
O
PWM
92
I/O
MD30
41
GND
93
I/O
MD31
42
I
IS0
94
V
CC2
43
I
IS1/ISERR
95
O
MA0
44
I
IS2
96
GND
45
I
IS3
97
O
MA1
46
I
IS4
98
V
CC3
47
I
IS5
99
O
MA2
48
V
100
GND
CC2
49
I
IS6
101
O
MA3
50
GND
102
O
MA10
51
I
IS7
103
O
MA12
52
I
ISSYNC
104
O
MA13
DSR-DR1000/DR1000P
104
100
95
90
85
80
75
70
65
60
55
53
PIN
PIN
I/O
SIGNAL
I/O
SIGNAL
NO.
NO.
CWE
105
V
157
I
/CSDI
CC2
106
O
MA4
158
I
CMODE2
CCS
107
GND
159
I
CRE
108
O
MA5
160
I
FOE
109
O
MA6
161
O
CWAIT/
110
V
162
I/O
CD0/FD0
CC3
111
O
MA7
163
V
CC2
112
GND
164
I/O
CD1/FD1
113
O
MA8
165
GND
114
O
MA9
166
I/O
CD2/FD2
MA11
CD3/FD3
115
O
167
I/O
116
O
MCLKE
168
I/O
CD4/FD4
117
V
169
I/O
CD5/FD5
CC2
118
O
MCLK
170
I/O
CD6/FD6
119
GND
171
V
CC3
MCS
120
O
172
I/O
CD7/FD7
MRAS
121
O
173
GND
122
V
174
I
NCLK
CC3
MCAS
123
O
175
V
CC2
NRST
124
GND
176
I
MWE
125
O
177
GND
126
O
MDQM
178
I
NMOD
127
I/O
MD7
179
I
NDI
128
V
180
O
NDO
CC2
129
I/O
MD6
181
O
CA0/FA0
130
GND
182
O
CA1/FA1
131
I/O
MD5
183
O
CA2/FA2
132
I/O
MD4
184
O
CA3/FA3
133
I/O
MD3
185
O
CA4/FA4
134
I/O
MD2
186
V
CC2
135
V
187
O
CA5/FA5
CC3
136
I/O
MD1
188
GND
137
GND
189
I/O
GPIO0
138
I/O
MD0
190
I/O
GPIO1
139
I/O
MD8
191
I/O
GPIO2
140
V
192
I/O
GPIO3
CC2
141
I/O
MD9
193
I/O
GPIO4
142
GND
194
V
CC3
OVHSYNC
143
I/O
MD10
195
O
GPO5/
144
I/O
MD11
196
GND
OVVSYNC
145
I/O
MD12
197
O
GPO6/
146
I/O
MD13
198
V
CC2
147
I/O
MD14
199
O
OVCLK
148
V
200
GND
CC3
149
I/O
MD15
201
O
OVOUT0/FA14
150
GND
202
O
OVOUT1/FA15
RESET
151
I
203
O
OVOUT2/FA16
152
V
204
O
OVOUT3/FA17
CC2
153
O
CINT
205
O
OVOUT4/FA18
154
GND
206
O
OVOUT5/FA19
155
I
CMODE0/CSCLK
207
O
OVOUT6/FA6
156
O
CMODE1/CSDO
208
O
OVOUT7/FA7
INPUTS
AMCLK
: AUDIO CLOCK
CA0 - CA5
: ADDRESS
CCS
: CHIP SELECT
CMODE0
: CWAIT SIG SELECT
CMODE1
: CWAIT FUNCTION
CMODE2
: PARALLEL/SERIAL SELECT
CRE
: READ ENABLE
CSCLK
: SPI CLOCK
CSDI
: SPI DATA
CWE
: WRITE ENABLE
FD0 - FD7
: DATA BUS FOR INSTRUCTION ROM
IABCK
: BIT CLOCK
IABD
: BIT DATA
IALRCK
: L/R CHANNEL CLOCK
IS0 - IS7
: STREAM DATA
ISCLK
: STREAM DATA CLOCK
ISERR
: STREAM ERROR
ISSTB
: STREAM DATA STROBE
ISSYNC
: STREAM DATA SYNC
ISVLD
: STREAM DATA VLIDE
IVCLK
: VIDEO CLOCK
IVFLD
: FIELD INDEX
IVHSYNC
: HORIZONTAL SYNC
IVVSYNC
: VERTICAL SYNC
IVIN0 - IVIN7
: VIDEO DATA
NCLK
: SERIAL CLOCK
NDI
: DATA INPUT
NMOD
: FUNCTION MODE SERELCT
NRST
: RESET
OSREQ
: STREAM DATA REQUEST
PSTOP
: INTERNAL PLL CONTROL
RESET
: RESET
SCLK
: SYSTEM CLOCK
STCLK
: SYSTEM TIME CLOCK
OUTPUTS
CINT
: INTERRUPT
CSDO
: SPI DATA
CWAIT
: WAIT
FA0 - FA19
: ADDRESS BUS FOR INSTRUCTION ROM
FOE
: OUTPUT ENABLE FOR INSTRUCTION ROM
GPO5, GPO6
: FIRMWARE
ISREQ
: STREAM DATA REQUEST
MA0 - MA13
: SDRAM LOW/CALUMN ADDRESS
MCAS
: COLUMN ADDRESS STROBE
MCLK
: CLOCK
MCLKE
: CLOCK ENABLE
MCS
: CHIP SELECT
MDQM
: DATA ACCESS
MRAS
: LOW ADDRESS STROBE
MWE
: WRITE ENABLE
NDO
: DATA OUTPUT
OS0 - OS7
: STREAM DATA
OSCLK/OSSTB
: STREAM DATA CLOCK/STROBE
OSSYNC
: STREAM DATA SYNC
OSVLD/OSRDY
: STREAM DATA VALID/READY
OVCLK
: VIDEO CLOCK
OVOUT0 - OVOUT7
: VIDEO DATA
OVHSYNC
: HORIZONTAL SYNC
OVVSYNC
: VERTICAL SYNC
PWM
: PWM
INPUTS/OUTPUTS
CD0 - CD7
: DATA BUS
GPIO0 - GPIO4
: FIRMWARE
MD0 - MD31
: SDRAM DATA
OABCK
: BIT CLOCK
OABD
: BIT DATA
OALRCK
: L/R CHANNEL CLOCK
IC
7-15

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dsr-dr1000p

Table of Contents